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ABSTRACT

SOLID-STATE IMPACT-IONIZATION MULTIPLIER

Hong-Wei Lee
Department of Electrical and Computer Engineering
Doctor of Philosophy

This dissertation presents an innovative solid-state current amplifier based on
impact-ionization. Unlike avalanche photodetectors which use the same amplification
principle, this device can be integrated with any external current source. A discrete
amplifier was built on a silicon surface using standard CMOS fabrication processes
including lithography, oxidation, ion implantation, diffusion, chemical wet etching,
metal deposition, annealing, and rapid thermal processing. Testing was performed by
connecting the device to a silicon photodiode, indium-gallium-arsenide photodiodes,
and a function generator to demonstrate its compatibility with arbitrary current
sources. Current gains above 100 along with pre-amplified leakage currents of less
than 10 nA were measured.
This amplifier can also be cascaded to achieve very high gains similar to the
photomultiplier tube but with much smaller size and no vacuum environment required.
Testing was done by amplifying the output signal from an external silicon photodiode.

Current gains over 600 were measured when two amplifying devices were
cascaded. Additionally, the gain saturation phenomenon of the amplifier due to the
space-charge effect is investigated. The measured gain saturation is observed to
match very well with the theoretical based predictions. We also present a design rule
for obtaining high current gain from the cascaded structure without experiencing gain
saturation.
Initial bandwidth of the SIM when connected to a silicon photodiode was
measured to be about 300 kHz. As we replace the photodiode by a function generator,
the bandwidth improved to 450 kHz which is the frequency limit of the system.
These results were made on the first generation of SIM devices. We discovered that
the space-charge resistance Rsc plays a significant role in determining frequency
response. In future generations of the device, we can begin with optimizing the
device geometry to reduce this resistance. Also, we can reduce the size of the metal
pad and increase the oxide layer thickness to further minimize the device capacitance
for faster response.
Because of the low-noise gain mechanism employed, this device is of potential
interest to a variety of fields requiring high-sensitivity optical or electronic detection.
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CHAPTER 1
1Introduction
Introduction

1.1

Introduction

The need for electronic amplifiers compatible with very low signal detection is
best illustrated by applications involving light collection. In particular, fields like
astronomy [ 1 ], quantum cryptography [ 2 ], and biophotonics [ 3 ] often deal with
recording minute signals, created by a single photon in the extreme limit. Fiber optics
based communication also relies on sensitive light detection [4], although current
commercial systems operate well above the single-photon limit. The amplifiers used
to magnify these small optical signals are based on either the impact ionization
mechanism as found in an avalanche photodiode (APD) [5] or secondary electron
emission as found in a photomultiplier tube (PMT) [6]. Although the output signal
from either of these devices is eventually magnified and counted by transistor based
amplifiers [7], only the ionization and electron emission mechanisms are suitable for
the first stages of amplification where extremely low-noise signal gain is required.
The specialized role of APDs and PMTs require them to have a photoconversion element along with a signal amplification component. In APDs, photoconversion occurs through the generation of electron-hole pairs in a semiconductor
1

layer [8], [9]. Photomultipliers rely on a photon freeing an electron from the surface
of a metal or semiconductor [10] and into the space charge region of a vacuum tube.
The present design of these devices dictates that the photo-conversion and
amplification portions be integrated and precludes electrically connecting them to an
independent, external signal source. It would be highly desirable, for a number of
reasons, to be able to directly feed an electronic signal into an amplifier operating
with the same low-noise gain mechanism found in APDs or PMTs.
First, it would allow for amplification of signals other than optical signals, for
instance, the flow of electrons from an antenna. Second, it would allow for separate
optimization of the signal generator and the amplifier. For optical detection, this
would mean a photodiode designed for maximum efficiency at a given wavelength
could be directly connected to such an amplifier without concern for material
compatibility such as those found in wafer bonding techniques [ 11 ], [ 12 ] (i.e.,
substrate lattice matching). Third, if the amplifier could be made small and from a
semiconductor, large arrays could conceivably be made using VLSI technology.
Again, this may be especially relevant to optical detection where creating arrays of
independent PMTs has been limited by their macroscopic size and arrays of APDs
have been difficult to realize because of their complex design, although we note that
much progress has been made in this regard [13].
This research outlines a Solid-state Impact-ionization Multiplier (SIM) to
implement the ideas discussed above.

This stand-alone device utilizes impact

ionization principles and is built from silicon (Si) using standard microelectronics
fabrication methods including etching, implantation, diffusion, metal deposition, and
2

annealing.

The SIM is capable of amplifying low electric current signals from

arbitrary sources and with lower signal-to-noise properties than available PMT or
transistor based amplifiers. Silicon is chosen because it has the best impact ionization
properties in terms of producing less multiplication noise and higher speed than any
other semiconductor.

1.2

Existing Optical Receivers

Before getting into the design of the SIM and the advantages it might bring, we
will discuss several key devices used for today’s optical detection. Theses devices are
the PMT, APD, single photon counting APD (SPAD), and PIN photodiode. The
common feature among the first three devices is they have an internal gain
mechanism in addition to photon detection. The PMT utilizes secondary electron
emission while the APD and SPAD use the impact ionization mechanism. The PIN
photodiode does not have internal gain. Instead, all signal gain is provided by an
external transimpedance amplifier (TIA).

1.2.1 Photomultiplier Tube (PMT)

In this section, we will review the photomultiplier tube first. A typical PMT
consists of a vacuum tube, input window, photocathode, high-voltage power supply,
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resistor network, current-to-voltage amplifier, and a series of electron multiplication
dynodes. Figure 1.1 illustrates the schematic view of a PMT.

Focusing electrode

Anode

Amplifier

Cascaded
Dynodes
hν

(Vacuum)
Window

Semitransparent
photocathode

Resistor network

Figure 1.1 - Structure of a PMT

When photons pass through the input window of the PMT, they strike the
photocathode and emit electrons due to the photoelectric effect.

Instead of just

collecting these few electrons, a focusing electrode is used to accelerate and focus the
electrons onto a series of dynodes.

These dynodes are each biased at a higher

potential than the previous stage through a resistor network such that additional
electrons can be generated by means of secondary electron emission. This cascading
4

process can create a huge current multiplication gain of 103 to 109 depending on the
number of dynodes and the applied voltage, typically between 1000-2000 volts.
Finally, the multiplied signal is collected at the anode and measured by a current-tovoltage amplifier.
The development of photocathodes can be tracked back to 1887 when the
photoelectric effect was discovered by Herts through exposing a negative electrode to
ultraviolet light [ 14 ].

The photocathode materials used to convert photons into

electrons include Ag-O-Cs [15], Bialkali (Sb-Rb-Cs) [16], GaAs [17], and InGaAs
[18]. These materials were found to be practical for extreme UV light, visible light,
and near infrared wavelength light absorption. Table 1.1 summarizes a list of various
photocathode materials, window material, and their corresponding spectrum response.
The purpose of using different window materials is to set a lower limit on the
detection wavelength and filter out unwanted light. It is then clear that the optical
transmission of the window can profoundly influence the spectrum of light reaching
the photocathode. Therefore, a PMT designer should select the right combination of
materials for both photocathode and the input window to best match the spectrum of
interest.

Most PMTs use a borosilicate window for visible light detection with

wavelengths down to 300 nm. To detect shorter wavelength, such as extreme UV
light of 100nm wavelength, special window materials including MgF2, synthetic silica,
or UV transmitting glass can be employed.
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Table 1.1 Materials used in photocathode for PMT

Photocathode
material

Window
material

MgF2

Spectrum
range
(nm)
115-200

Peak
wavelength
(nm)
140

Cs-I
Cs-Te

MgF2

115-320

210

Sb-Cs

Bolosilicate

300-650

440

Bialkali
Sythetic
silica
(Sb-Rb-Cs)
Multialkali
Borosilicate
(SB-Na-K-Cs)
GaAs(Cs)
UV Glass

160-650

420

300-900

650

185-910

350

InGaAs

UV Glass

185-1010

400

Ag-O-Cs

Borosilicate

300-1200

800

Besides photocathode and input windows, other important components of the
PMT are the voltage-divider circuit and high-voltage power supply. The voltagedivider circuit distributes the optimum voltage to each dynode through a resistor
network as demonstrated in Fig.1.1. The relationship between PMT gain and applied
voltage can be expressed as [19]

G = bn × (

V kn
) ,
n +1

(1.1)
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where b is a constant, k is function of electrode material and structure and is about
0.7-0.8, and n is the number of dynode stages.
It should be noted that the competition between the speed and gain must be
considered in the PMT design. As the number of dynode stages increase, the overall
gain increases as is shown by (1.1). The carrier transit time in the PMT, however,
also increases with the number of dynode stages and consequently can slow down the
device. To achieve a fixed gain value by using lesser number of stages, each stage
needs to be biased at higher voltage to provide more gain. This can also slow down
the device because now the built up time of the secondary electron gain mechanism is
longer. In a practical PMT design, the number of dynode stages is around ten with
overall bias voltage between one thousand and two thousands volts.
When input light intensity increases, the PMT output response linearity can be
affected due to the voltage drop between the last several dynodes and the anode. The
voltage drop comes from the increase in light intensity which can raise the secondary
electron flow between dynodes. It is important to note that the voltage divider
network carries a steady current provided by the power supply onto the resistor
network (V/Rnetwork). This current supplies the electrons for multiplication at each
dynode. The secondary electron current acts to reduce the steady current because they
flow in opposite directions.

Hence, the loss of the interstage voltage is more

significant in latter dynodes because of higher current reduction caused by the greater
secondary electron current.
This voltage loss can cause the output current saturation phenomenon. Adding
decoupling capacitors to the last few stages is a good solution to keep the interstage
7

voltage fixed. The PMT output current, however, can still saturate simply due to the
increase of electron density because it can disturb the current between electrodes even
with fixed interstage voltage. This phenomenon is known as the space charge effect.
A more practical solution for this problem is to choose larger resistors in the latter
stages such that a higher voltage gradient can exist to induce more secondary
electrons. The modified circuit is called the tapered voltage divider circuit and is
shown in Fig. 1.2.
Because a PMT is very susceptible to the change of interstage voltage, reliable
resistors with a minimum temperature coefficient and resistance value around 100 KΩ
to 1 MΩ are commonly used. Resistors with less than 5 percent non-uniformity can
still work well because several volts difference will not affect the PMT’s gain and the
electron trajectories very much. In addition, the gain of the PMT is greatly dependant
on the applied voltage between photocathode and anode such that a very stable highvoltage power supply is also required. A regulated high power supply such as a
series-regulator or switching regulator type is commonly used because it can provide
very stable voltage output up to 2000 volts.
Finally, an electric or magnetic shield is necessary for the PMT to protect the
tube from external electromagnetic field interference, humidity, mechanical stress,
and ambient temperature changes. Sometimes a cooled environment temperature is
used to keep the tube cool during the operation such that a more reliable signal can be
obtained.
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Figure 1.2 - Schematic view of a tapered voltage-divider circuit used for solving
output current saturation of PMT due to space charge effect.

1.2.2 Silicon Avalanche Photodiode (APD)

Silicon APDs are used for visible light detection especially in low signal level
applications. A typical APD structure is illustrated in Fig. 1.3 [20]. As can be seen, it
contains an intrinsic layer to absorb light and is usually on the order of 10 μm to
increase the responsivity. In addition to the n+, intrinsic, and p layer as found in PIN
photodiodes, another p+ boron diffusion layer is formed between the n+ and intrinsic
layers. This extra p+ layer serves to create a high electric field that accelerates
electrons for carrier multiplication. Electrons are chosen here because they have
higher impact ionization coefficients than holes in silicon. The required electric field
9

in the multiplication layer ranges between 200-500 kV/cm while the absorption layer
is operated at a lower field, below 100 kV/cm. Because the absorption layer is very
thick, most silicon APDs require very high applied voltage above 100 to 1000 volts,
depending on layer thickness.

hν

-V

p type Si

Intrinsic Si layer

p+ Si
n+ Si
+V
Passivation layer

Figure 1.3 - Illustration of a planar Si APD structure

Typical fabrication processing for a Si APD starts with thinning the low doped
Si substrate to a required overall device thickness followed by boron diffusion or
implantation to form a p doped layer. This layer serves as the anode for the APD and
needs to be thin such that photon-converted electrons inside it can still reach the
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intrinsic layer within a diffusion length. If it is too thick, carrier recombination inside
the high doped layer will degrade the quantum efficiency thus lowering the detector
sensitivity. The next step is to grow a thermal oxide layer on the left hand side of the
diode, followed by photolithography and etching to open a window in the oxide.
Boron diffusion is once again used to form the p+ layer through this window. A
larger window is then opened in the oxide for n+ dopant diffusion using phosphorous.
This n+ layer will serve as the cathode for the diode. The final step is to evaporate the
aluminum metal contact to both the anode and cathode.
To operate the APD, reverse biasing the diode is done by positively biasing the
anode and negatively biasing the cathode. The total applied voltage required must be
able to deplete the low doped absorption layer as well as the multiplication layer. Not
only that, the bias must be large enough to produce a high electric field that can
initiate the impact ionization process. The electric field distribution inside the diode
is shown in Fig. 1.4. It should be noted that the doping levels of an APD must be
designed carefully. For example, in (a), the p+ doping is too low such that the
multiplication region gets depleted quickly with a high electric field extending
throughout the intrinsic layer. The area underneath the curve represents the total
voltage required for biasing. In this case, an impractical high voltage supply is
needed. On the other hand, if the p+ doping level is too heavy, as in (b), the electric
field in the p+ region drops too fast. Extra biases are required to fully deplete the
multiplication region. As a result of this, a very high electric field is created and may
cause undesirable avalanche breakdown in the device. Thus, a correct design of the
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multiplication region is critical for obtaining desirable gains while maintaining a low
bias voltage. Case (c) in Fig. 1.4 illustrates the ideal operation.

ε

(a)

x
n+

p+

i

ε

p
(b)

x
n+

p+

i

ε

p
(c)

x
n+

p+

i

p

Figure 1.4 - Electric field profile of a Si APD with different p+ doping level. Case (a)
requires a lot of bias voltage and is impractical. Case (b) may cause device breakdown
when trying to deplete the p+ region. Case (c) is the ideal case for APD operation.
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As photons penetrate through the top thin p doped layer, they can be absorbed in
the intrinsic region and converted to electrons. These electrons are swept to the p+
multiplication region where impact ionization occurs. The ionized electrons are then
collected at the cathode while holes are directed back to the anode. Note that even
though the electric fields in the intrinsic region are much lower than in the
multiplication region, they are still high enough for electrons and holes to travel with
their saturation drift velocity of 107 cm/s and 6x107 cm/s respectively. This is critical
for operating the device with maximum speed.

1.2.3 Single Photon Counting Avalanche Photodiode (SPAD)

In order to record a tiny optical signal, such as those in astronomy, and ultra
sensitive florescence studies, PMT and Si APDs have been particularly developed to
break this challenge since both devices can internally boost the signal level. Notice
that silicon is poor for UV detection due to its bandgap limitation. PMTs were the
best solution in the past. Recent progress in wide bandgap semiconductors such as
SiC and GaN provide new solutions for UV detection with low leakage current and
high gain.
It has been found that at a sufficiently low intensity, the energy in a continuous
light beam becomes a series of discrete bursts. In the extreme case, only a single
photon is generated at a time. The current generated by a single photon, however,
cannot be measured by an APD with gains below 100. A single photon counting APD
13

(SPAD) with gains greater than 1000 is required to solve this problem. To reach such
a high gain, a SPAD must be operated above its breakdown voltage (Vb). The amount
of bias above Vb is called the excess bias voltage which is typically about 10% of Vb.
As the applied voltage increases, more current can be collected at the SPAD
output. If we consider a load resistance of several hundreds ohms, more and more
voltage will be dropped across this resistance as the current grows. This effect
reduces the voltage dropped across the high electric field region of the APD and can
slow down the impact ionization process. Eventually, the diode reaches a steady state
where current neither grows nor decays because the load resistance provides a
negative feedback to stabilize the current level against fluctuations.
Due to the heat generated by the avalanche process, the SPAD requires external
electronic circuitry that can sense and repeatedly quench the detection to prevent the
SPAD from burn-out. A good way to quench the SPAD is by lowering the bias
voltage to a quenching voltage, Vq, which is slightly lower than Vb to stop the
avalanche breakdown and suppress the heat. Two different types of quenching circuit
are typically used, i.e., the active quenching circuit and the passive one. Figure 1.5
illustrates the single photon counting circuit with both types of quenching methods.
For the active quenching circuit, Fig. 1.5 (a), it contains a quench transistor and a
positive feedback loop to pull the bias on the photodiode cathode down to the ground
thus suppressing the breakdown. For the passive quenching circuit, Fig. 1.5 (b), it
simply utilizes the avalanche current and lets it pass through a resistor. As the current
passes through the resistor, the voltage drop across the SPAD automatically decreases.
As a result of this, the avalanching process can be quenched.
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Figure 1.5 - Photon counting circuit diagram. (a) Active quenching circuit with logic
control, hold off control, and photon counting [21]. (b) Passive quenching circuit
using a load resistor [22]
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To understand how to count single photon, we must first realize that one or two
input photons will not create different output signal amplitude for SPAD because the
diode is avalanching. Therefore, the traditional analog relationship between the input
and output no longer holds for photon counting. The correct way to measure a single
photon is to look at a series of discrete current pulses and count them separately. The
reason for that can be realized by the following example. If we want to determine the
power of a high-level pulse, we transmit this pulse to a photodetector. To obtain a
more precise measurement, we may send a series of similar pulses and then average
them.
In a similar way, for a low-level pulse, we send this pulse to a SPAD detector.
This pulse may initiate an avalanche and cause the diode current to grow. As has
been explained earlier, this growing current can cause more and more voltage drop
across the series resistance and therefore slow down the impact ionization process.
As a result of this, the output current starts to decrease. The transient of this current
typically lasts tens of picoseconds. An APD operated in this manner is said to be in
Geiger mode operation. As can be imagined, we may or may not obtain a count for
each pulse we send due to the finite quantum efficiency of the photodiode and the
avalanche probability. But as long as we send enough pulses, we can obtain an
average number of counts which can reflect the input pulse power. For example, if
we transmit a flux of 400 nm light with power of -100 dBm (10-13 W) which
corresponding to a flux of 200,000 photons/sec or 200 photons/msec as shown in Fig.
1.6 . Additionally, we assume the quantum efficiency of the semiconductor is 10 %
so that the number of electron-hole pairs created by the incident photons per
16

millisecond is 20. If the measurement time window lasts 10 milliseconds, we should
obtain 200 pulses during 10ms or 20,000 counts per second. Clearly, we can reverse
this process and find out how much optical power and how many photons are
transmitted by the light source.

Photon Flux vs. Optical Power

Flux (1/sec)

1015
10

12

10

9

Photon counting
F = 5.03x1015xP(λ)xλ

106
103

λ=400 nm

1
-180 -150

-120

-90

-60

-30

0

Power (dBm)

Figure 1.6 - Photon flux versus optical power for λ= 400 nm light. As light power
drops below -70 dBm, photon counting methods must be used because traditional
detectors such as photodiode or APD cannot effectively detect the light. Note that λ
used in the flux to power conversion equation has units of nm and P has units of watts.
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1.2.4 PIN Photodiode

A PIN photodiode has an intrinsic layer sandwiched between a p-type and ntype layer as shown in Fig. 1.7. Photons absorbed in the intrinsic region can excite an
electron-hole pair. If the electric field in the intrinsic layer is high enough, electrons
and holes move quickly in opposite directions, resulting in a photocurrent. If the field
is low or zero, electrons and holes move slowly and may recombine and generate heat.

hν

+V

n+

e-

h+

Intrinsic
p+ substrate

-V

Figure 1.7 - Schematic view of PIN photodiode.
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In order to absorb light efficiently, different materials must be used at different
wavelengths. The long-wavelength cutoff of a semiconductor is due to its energy
bandgap. Photon energy of less than the bandgap normally cannot be absorbed. The
low-wavelength cutoff is caused by fast carrier recombination near the surface where
impurity doping concentration is high. For silicon, the long wavelength cutoff is
around 1.1 µm so that it is useful for visible light detection.

For InGaAs and

germanium, their long-wavelength cutoff is about 1.8 µm and are used for near
infrared light detection.
To operate a PIN photodiode at high speed, it has been found that the intrinsic
region must be kept thin to reduce the carrier transit time. Meanwhile, to efficiently
absorb the incident light, the intrinsic region must be sufficiently thick. Clearly, there
is a trade off between the speed and quantum efficiency of the detector. The actual
design depends on the requirements of the system. The rule of thumb for high speed
photodiode design is to have the thickness of the intrinsic layer at which the carrier
transit time is equal to one half the modulation period.
Since the PIN photodiode does not have internal gain, a PIN-receiver module
usually requires a TIA built from integrated circuits using transistors to increases the
sensitivity. The TIA performs the dual role of amplifying the signal from the receiver
and converting it from a modulated current into a modulated voltage. The noise of the
TIA circuit establishes the overall noise of the receiver and thus its sensitivity. The
signal level from the receiver must be greater than the noise of the TIA by some factor
in order to have error-free transmission [23].
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1.2.5 Limitations of Existing Optical Receivers

We have discussed the design and operation principles for PMT, APDs, SPADs,
and PIN photodiodes. Each of them has different applications and advantages. In this
section, we will list some of the key limitations of these existing receivers followed
by illustrating the role of the SIM in improving a real-world system.
The PMT has two major limitations. One limitation is its large device size due
to the requirements of a vacuum tube. The second limitation comes from its low
quantum efficiency, typically of less than 20%. Most photodiodes have a quantum
efficiency of 70% or even close to 100% with antireflection coating. These two
limitations prevent the PMT from being installed in optical communication systems
although they are found useful for soft X-ray and extreme UV light detection. Their
low speed also prevents them from being used for optical communications.
As for the SPAD, it is mainly designed for photon counting applications where
very tiny optical power of less than -70 dBm is transmitted. The dark count rate due
to thermally generated carriers in the high electric field region of the SPAD is still too
high (106/sec) for smaller bandgap semiconductors such as InGaAs. Therefore, the
SPAD is still not yet an ideal device for high sensitive optical detection in the longer
wavelength range. Besides that, its slow response (MHz range) prevents it from high
speed operation.
APDs and PIN photodiodes are the most commonly used receivers for optical
communication and image sensing applications. An APD based receiver can have
significantly better sensitivity than a PIN receiver. Better sensitivity is due to fact that
20

the avalanche photodiode provides its own low-noise gain. The gain mechanism is
based on ionization amplification – the process the SIM will be based on. Since it is
utilized in APDs, ionization amplification is actually already in widespread use.
Millions of APDs have been deployed in fiber optic networks. APDs have the dual
role of converting light to electrons and providing amplification. These detectors are
usually followed by the same TIAs found in PIN receivers. The internal amplification
process of the APD can be adjusted so the noise produced is less than that produced
by existing TIAs. This leads to an increase in receiver sensitivity.

For example, a

2.5 Gbps indium-phosphide based APD receiver is 10 dB more sensitive than an
indium-phosphide based PIN receiver.

A 10 dB increase in receiver sensitivity

translates into the APD only requiring 1/10 the light signal strength the PIN receiver
needs to produce an equivalent electrical signal. Table 1.2 summarizes sensitivity
performance for known commercial devices operating at different data rates, also
indicating their material technology.

Table 1.2 Reported sensitivities for commercial InGaAs/InP PIN and APD receivers

Receiver Type
PIN [24]
APD [25]
PIN [26]
APD [27]

Speed
2.5 Gb/s
2.5 Gb/s
10 Gb/s
10 Gb/s

Sensitivity (dBm)
-23
-33
-19.5
-28.5

(BER = 10-12)
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As has been explained in the previous section, an APD receive can provide
better sensitivity than PIN receiver. One may ask “If APDs exist and already utilize
impact ionization, why use a separate amplifier likes the SIM in an optical receiver?”
Answers to this question are found by looking at two limitations APDs have that do
not make them suitable for every optical application and also restrict their exploitation
of ionization amplification.
Both limitations arise because of the dual role of an APD. The device must
integrate a light-absorbing region with an amplification region. The first problem
arises from the fact that the materials required for the absorption function may not be
optimal for ionization amplification.

APDs built for fiber-optic communications

systems offer a prime example of this situation. These APDs are constructed from the
indium-phosphide (InP) material system in order to take advantage of one of the
ternary materials that can be epitaxially grown on InP – indium gallium arsenide
(InGaAs) [ 28 ]. InGaAs has unsurpassed absorption at the 1.3 and 1.55 micron
wavelengths [29] important for fiber systems, making it ideal for the light-absorbing
part of an APD. Impact ionization is extremely difficult to engineer in InGaAs,
however, so device designers have used InP instead to provide the amplification
portion of the APD. Although better, than InGaAs, InP is far from the ideal material
for impact ionization [30].

A better choice for an ionizing material is silicon, but

InGaAs and silicon are not easily integrated. Attempts to integrate these materials in
order to create an APD have shown promise [31] but are yet to yield a viable part
because of poor material interfaces. Ideal semiconductors for ionization amplification
have large bandgap and very different electron and hole ionization probabilities. For
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a given wavelength, rarely does the best material for absorption also make the best
material for impact ionization. It is also rare that these best materials could be
integrated through standard growth techniques because of lattice mismatches that
naturally arise. For this reason, APDs operating in infrared wavelengths above 1.65
microns are unusual and extremely difficult to make. If they do exist, most must be
operated at very low temperatures [32].
The basic structure of an APD leads to the second limitation. When fabricated,
the semiconductor region of the APD responsible for absorption and the region
responsible for ionization amplification are integrated together intimately. In some
APDs, the same semiconductor region can serve both roles. The APD is operated by
reverse biasing both regions into carrier depletion. In the amplification region, the
ionization process leads to the creation of electrons and holes within a high electric
field as illustrated in Fig. 1.8. In this figure an electron produced in the APD’s
absorption region experiences impact ionization. The electron is assumed to represent
the original signal produced by the detector in response to light. After an ionization
event, additional carriers are created leading to current gain but also some undesirable
effects. Using the structure from Fig. 1.8 as an example, created holes must drift back
through the entire length of the detector. While making their way back through the
detector, these holes can 1) undergo ionization events of their own 2) encounter
material barriers or defects or 3) recombine with electrons. All of these possibilities
slow down the response of an APD to an incoming light signal and add to the noise
created in the device. Attempts to improve on the basic structure of these devices
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have shown progress [33], but a more radical approach needs to be taken to better
alleviate these structural consequences.

hν

-V (Cathode)

p+

Absorption

e-

layer

h+
Amplification layer
Impact ionization

+V (Anode)

Figure 1.8 - Schematic view of an APD structure. Photon induced electron drifts into
the amplification region where an electron-hole pair is created due to impact
ionization. The ionized holes drift toward the cathode while the electrons are attracted
by the anode.

Examining present optical receivers has shown how impact ionization can be
used for low noise amplification, to improve upon transistor-only receivers. The use
of this mechanism has been limited, however, to APDs matched to a light wavelength
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of interest. To make impact ionization more universally useful, a device must be
invented with the following properties:

1) Stand alone device (can be integrated with any current source)
2) Constructed from the optimal material for impact ionization
3) Successfully handles added carrier creation from the ionization process

A device that implemented all of these properties would improve the sensitivity
of any receiver with an electrical current based signal. In the case of optical reception,
present APD receivers would be improved.

Additionally, wavelength regimes

without current APDs, like the far infrared, would finally have very sensitive
detection.

1.3

Proposed Solution for Optimum Optical Receivers Design

The Solid-state Impact-ionization Multiplier (SIM) is intended to meet all the
goals outlined in the above section. It is to be a stand-alone device made from silicon.
The SIM seeks to utilize the low noise amplification of silicon APDs and the
advantages of silicon substrate manufacturing to produce an amplifier that can be used
with any photodiode – no matter what material it was made from.

Figure 1.9

illustrates the idea of using the SIM operating in conjunction with various
photodiodes for high sensitivity light detection.
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As shown in Fig. 1.9, a photodiode and the SIM can be wire bonded or bump
bonded together to form a new photodetector device with gain. This breakthrough
could resolve one of the major constrains in APD design which requires the light
absorption and amplification portions to be made from the same crystal and intimately
contacted.

TIA

Silicon
SIM
P.D.

Discriminator

R
Pulse
Shaper
InGaAs
SIM
P.D.

HgCdTe
SIM
P.D.

Figure 1.9 - Illustration of using the SIM in conjunction with Si, InGaAs, and
HgCdTe photodiodes for high sensitive light detection in different wavelength ranges.
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1.4

Dissertation Overview

The goal of this research is to create a high sensitivity solid-state impactionization based current amplifier which can be integrated with any current source.
Given the motivation and discussion outlined in this chapter, we will discuss the
detailed device design, gain mechanism, fabrication, and test results in following
chapters. In Chapter 2, the design concept for the SIM such as Schottky barrier
modulation, hole-sink optimization, and depletion layer distribution are presented.
Chapter 3 is devoted entirely to the development of the theory of impact ionization
including the gain mechanism, impact ionization rate, excess noise, and the bandwidth.
Chapter 4 talks about the device design for both a surface structure and vertical
structure SIM. Additionally, carrier transport and electric field distribution inside the
SIM are predicted from simulation results. Chapter 5 contains a description of SIM
fabrication processes as well as the correlation of design to the fabricated device.
Chapter 6 presents the test results of individual and high-gain cascaded SIMs when
connected to various current sources. Discussions of gain characteristics and current
saturation phenomenon due to space-charge effects in the SIM are also covered.
Finally, future work including new SIM designs and sensitive light detection array
integration is addressed in Chapter 7.
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CHAPTER 2
2Device
DeviceConcept
Concept

2.1

Introduction

In order to operate the SIM with an external current source to produce impact
ionization gain, a hole-sink must be formed to draw away the holes created during the
impact ionization process. Without the assistance of p-sinks, these ionized holes will
drift back to the current injection point and recombine with the injected electrons
which will eliminate any possible gains. Hole-sinks can be created by p type dopant
diffusion or ion implantation in the wafer surface or simply using the p-doped
substrate depending on the structure of the SIM. In addition to this, the location and
the geometry of the p-sinks must be carefully designed to optimize the hole collection
efficiency. This requirement of course will be examined through device modeling.
An additional important aspect of SIM operation is the electric field distribution
inside the device. Field amplitudes greater than 200 kV/cm are typically required to
initiate the impact-ionization process in silicon. Since electrons are the preferred type
of carrier to initiate impact ionization in silicon, it is very important to prevent the
holes from experiencing ionization events of their own so that only electrons can
produce current gains. Other considerations must also be taken to ensure that no
29

premature or unwanted avalanche breakdown occurs in the device. A thinner and
narrower multiplication region usually produces higher speed; however, it increases
the complexity of device design, fabrication, and field distribution control.
Another important aspect is the choice of Schottky metal and ohmic contact
metal. The Schottky metal serves as the current injection terminal for the SIM. A
good Schottky metal must be able to handle high injection current without having
thermal runaway. It also needs to have very low recombination trap density at the
metal-Si junction and low barrier height to avoid carrier accumulation at the junction.
Good ohmic contact to n+ and p+ regions is also very important. High contact
resistance devices will not be able to operate at high speed and can limit the
achievable current gain. In this chapter, all these requirements will be discussed and
the initial design concepts of the SIM will be examined.

2.2

SIM Concept – Device Physics

2.2.1 Carrier Transport

The key for the successful operation of the SIM is the way it manipulates the
carriers created during impact ionization. Figure 2.1 illustrates the basic doping
structure of the silicon based device. When operated, carriers are injected from a
Schottky contact and travel through a high electric field established in a depleted
region formed from the low doped semiconductor. As the injected electron transit the
30
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Figure 2.1 - Illustration of the operation of a SIM. A high field region causes
ionization events from injected electrons. Electrons move toward the N doped layer
while holes are swept laterally toward a “hole sink.”[34]

high field region, their potential energy increases and they scatter with the lattice in
the depletion layer to create extra electron-hole pairs.

These additional carriers

provide the current gain necessary for amplification. The SIM needs to isolate a
single carrier type for ionization and sweep the other carrier away from the current
injection point. This is done by accelerating the electrons towards the n+ region while
expelling the ionized holes to the hole-sink which has the lowest potential of the SIM
to allow only ionization based gain due to the electrons. Left unchecked, these holes
would drift back to the Schottky contact and recombine with incoming electrons.
This will in effect eliminate any gain possible from the impact ionization process.
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Figure 2.2 illustrates what would happen for a high-field Schottky structure
connected to an electron source without sweeping out one of the carriers. In this case,
the injected and ionized electrons move toward the N doped region while created
holes move toward the Schottky contact. The high-field depleted region does not
allow for recombination, but the metal layer does. Holes created through ionization
annihilate newly injected electrons from the current source. There is no effective gain
for this structure. Each newly created electron simply replaces an injected one that is
annihilated by a hole.

Wire Bond Connecting High Field
Structure with Electron Source
Schottky Contact

High Electric Field

Electron

Annihilation event
for electron and hole
in metal

Ionization
Event
Intrinsic Layer

Hole
N+ Doping

Figure 2.2 - Illustration of a Schottky-intrinsic-n+ structure connected to a current
source without any “hole sinking”. When the structure is highly reversed biased,
electrons and holes are created, but the holes can recombine with injected electrons in
the metal layer. [34]
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2.2.2 Hole-Sinks

There are several important concepts that need to be addressed to create a good
hole-sink for a silicon SIM. The first is to prevent the holes from experiencing
ionization events of their own. Since the ionization rate is a strong function of electric
field, it is very desirable to have a lower electric field in the hole-sink to n+ region
direction than in the Schottky contact to n+ region direction. The reason for this is, if
both electrons and holes can ionize, the impact ionization noise increases and the
amplifier speed decreases dramatically due to the carrier feedback mechanism. This
effect is well understood from APD development [35,36]. Using silicon to construct
the SIM gives an advantage in this respect. Electrons in silicon are much more likely
to ionize than holes even at equal electric fields. Figure 2.3 shows the ionization
coefficient versus electric field for various semiconductors.
It is important to note that the ratio between the electron and hole ionization
coefficient is defined as the keff value. The keff value is defined to be less than or equal
to one. For example, in silicon, electrons have higher ionization rate than the holes,
therefore the keff value is expressed as the hole ionization coefficient divided by the
electron ionization coefficient. Notice that in InP, InGaAs, and GaAs, the electrons
and holes are almost equally likely to ionize thus keff value is close to one. Since this
situation is less desirable when building a device with gain, silicon is the optimal
choice from the large array of semiconductors available. This is a fortunate choice
because the SIM can also take advantage of the advanced fabrication technologies
available for silicon that is not as advanced for other semiconductors.
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Figure 2.3 - (a) Impact ionization coefficients (probabilities) for Si[37], InP[38],
InGaAs[39], and GaAs[40] as a function of electric field.

The second important concept for the hole-sink design is the distance between
the Schottky contact and the n+ region. This distance must be long enough such that
the ionized holes have a better chance to be swept towards the hole-sink before they
can reach the Schottky contact as in Fig. 2.4. Silvaco simulation result show that with
longer spacings between the Schottky contact and the n+ region, the hole collection
efficiency is higher and the gain curve is smoother which implies a smaller keff value.
A small keff value is very desirable in high-speed and low-noise receivers design.
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Schottky

Hole Sink

L1

L2
N+ doping

Figure 2.4 - Illustration of the holes transport in the SIM. If L1 is too short, the holes
may be captured by the Schottky metal and recombine with the injected electrons.
Additionally, L2 > L1 ensures the electric field is lower in the horizontal direction
than vertical direction to prevent hole ionization.

2.2.3 Electric Field

The realization of the SIM requires careful design of the electric fields necessary
to create impact ionization gain and desired carrier isolation. In addition to that,
considerations must also be taken to ensure that no unwanted avalanche breakdown
can happen in the device. The following guidelines must be sustained in correct
operation: (1) Holes should be swept into lower electric fields than those experienced
by electrons to prevent hole ionization. (2) Narrow width compared to length for the
electron path between the injection point and n+ region. (3) Round corners in device
features to prevent unwanted breakdown.
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The first objective is to keep the electric field influencing the holes significantly
lower than the field influencing the electrons. The electric field amplitude seen by the
electrons is simply the positive voltage applied to the n+ region, divided by the
shortest distance between the Schottky and n+ regions. The amplitude of the electric
field experienced by the holes will be the distance between the P doped hole-sink
regions and the n+ region. If the Schottky and the P doped regions are held at
essentially the same voltage, to ensure the amplitude of the “hole electric field” is
lower than the “electron electric field,” the hole sinks must be further away from the
N doping than the electron injection region. Figure 2.4 illustrates this concept with
the border of the hole-sinks intentionally kept further from the n+ region than the
shortest path between the injection region and the n+ region.
The second objective in the design of the SIM is to make the length of the path
between the electron-source Schottky region and the N doped region large compared
to its width to allow space for holes to be swept clear and into the hole sinks on either
side. By keeping the length to width ratio high, a greater percentage of holes will be
swept into the sinks before being able to travel back to the P doped electron source.
Modeling result shows that if the length to width ratios is close to 2, a high percentage
of holes (> 99%) can be collected by the sinks. Fabricating this type of structure
where the dimensions could be very small also presents a challenge. This of course is
one of the advantages of creating the SIM in silicon because advanced silicon
processing technologies can be used.
The third design objective is to maintain rounded features for doping regions in
the SIM. Any sharp or jagged features create locally high fields and contribute to
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premature breakdown near these features. This of course is a lesson applied from the
design of avalanche photodiodes where premature breakdown is of great concern.

2.2.4 Schottky Barrier Effect

The biggest difference between the SIM and other impact ionization based
devices such as APDs is that the SIM can take external current signals and generate
impact ionization gain while APD’s amplify photon induced electron-hole pairs inside
its depletion layer. As shown in Fig. 2.4, a Schottky metal serves as a current
injection terminal for the SIM. To understand why a Schottky contact is chosen, we
need to explore the carrier flow mechanism and barrier formation at the Schottky
junction.
There are three major mechanisms of carrier transport in Schottky barrier: (1)
Thermionic emission over the potential barrier. (2) Carrier tunneling through the
barrier. (3) Minority carrier injection. Here, we will only focus on the first two
mechanisms: thermionic emission and carrier tunneling effect. The reason is simple:
The minority carrier current due to hole injection from the metal to semiconductor is
seven orders of magnitude smaller than the electron flow from the semiconductor to
the metal. In fact, for Schottky diodes operated at room temperature with moderately
doped silicon, thermionic emission is the dominant transport mechanism whereas the
tunneling effect appears only when the potential barrier becomes thin enough for
carriers to penetrate through it instead of climbing over it. The tunneling process
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occurs when a high reverse bias is applied on a tall barrier junction or when a high
doping concentration layer is inserted underneath the Schottky metal to make it an
ohmic contact.
In the SIM, a high field region is established by reverse biasing the Schottky Intrinsic- N-doped structure. The energy band diagram is shown in Fig. 2.5. In the
absence of external current injection, the electron flow from metal to silicon is simply
the saturation current Js which is much greater than the electron flow from silicon to
metal due to strong reverse bias. Hence, the Schottky diode becomes a unipolar
device, meaning electron flow from metal to semiconductor predominates.

Js

Electron flow

Thermionic
emission

Hole flow

Metal

N+ doping
P- doping

[Reverse bias]

Figure 2.5 - Energy band diagram of the reverse biased Schottky-intrinsic-n+
structure when no external current is injected. Js shown here is the saturation current
density from metal to silicon.
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As shown in Fig. 2.5, electrons need to climb over the Schottky barrier before
they can enter the reverse biased region where impact ionization takes place. It is
therefore very desirable to have a small barrier height to allow electrons injecting
from the metal side.

Figure 2.6 illustrates the energy band diagram at thermal

equilibrium for different metal work functions interfacing with intrinsic Si. As one
can see, if the metal work function is not greater than the work function of intrinsic Si
(4.59 eV), the Schottky barrier height is always equal to q(φSi –χ) = 0.56 eV, where qχ
is the electron affinity in Si and is equal to 4.03 eV. It is helpful to define a carrier
injection efficiency which can show the relationship between the Schottky barrier
height and the number of electrons successfully entering the SIM. The injection
efficiency is defined as

Injection Efficiency =

Current collected at the n+ with SIM operated at G = 1
. (2.1)
Available current provided by the current source

Silvaco simulation result shows a sharp injection efficiency transition from 90 %
down to only 8 % when the metal work function is greater than 4.6 eV. This result
matches the discussion above and gives us a guideline to choose a metal from the
large array of possibilities. Table 2.1 shows some of the selected metals we can use.

Table 2.1: Workfunction of selected metals and their measured barrier height on p-Si
Metal
φm
p-Si

Al
4.25
0.58

Ag
4.3
0.54

Au
4.8
0.34

Cr
4.5
0.5
39

Ni
4.5
0.51

W
4.6
0.45

Ti
4.33
0.6

(a) qφm= 4.13 (eV); qχ = 4.03 (eV); φsi = 4.59 (eV)

qφm

qφSi

qχ
q(φSi –χ)

Metal

Intrinsic Si

Barrier height = 0.56 (eV)

(b) qφm= φsi = 4.59 (eV)

qφm

qφSi

qχ
q(φSi –χ)

Metal

Intrinsic Si

Barrier height = 0.56 (eV)

(c) qφm= 4.73 (eV); qχ = 4.03 (eV); φsi = 4.59 (eV)

qφm

qφSi

qχ
q(φm – χ)

Metal

Intrinsic Si
Barrier height = 0.7 (eV)

Figure 2.6 - Energy band diagram of Schottky-intrinsic silicon junction at thermal
equilibrium for different metal work function. (a) qφm= 4.13 eV (b) qφm= 4.59 eV (c)
qφm= 4.73 eV. Notice that the barrier height for electrons is always ≥ 0.56 eV.
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Another way to increase the carrier injection efficiency is by adding a very high
concentration N doping layer at the junction surface such that tunneling process can
occur as in Fig. 2.7. It is important to note that this doped layer needs to be shallow
such that it would not affect the field distribution inside the SIM and also keep the
voltage required to fully deplete the gain region within a reasonable bias range.

Metal
N+
Intrinsic Si

N+

Figure 2.7 - Electron tunneling process at the shallow implanted metal-silicon
junction which could increase the carrier injection efficiency from the metal to the
SIM.

2.3

SIM Concept – Device Fabrication

The structure illustrated in Fig. 2.1 is most easily created on the surface of a
silicon wafer. Doping can be achieved through solid-state diffusion or implantation,
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with implantation being the preferred method when fabricating devices with very
small geometries. Creating impact ionization structures at the surface of a wafer can
be challenging due to breakdown effects that can occur here. The interface between
silicon and a top passivation layer, usually silicon dioxide, is very critical. It is found
that dry oxidation is the best solution to solve the interface problem. Fortunately,
advances in related APD structures [ 41 , 42 ] have shown that impact ionization
structures near wafer surfaces are possible with the proper design.
Another important aspect is to keep the leakage current low in order to employ
the SIM in very sensitive signal detection. Devices based on impact-ionization to
produce current gain are usually very difficult to make. Typical pre-gain leakage
current for these devices should be less than 10 nA even with large reverse biasing on
the devices. Since the device needs very high applied voltage and consequently high
electric field in operation to reach carrier multiplication, the leakage current, on the
other hand, becomes very difficult to be maintained at a low level throughout the
device.

Sources for high leakage current include damaged regions and disorder

clusters that result from ion implantation, and the use of dry etching techniques
including plasma etching, reactive etching, and sputter etching.

Rapid thermal

processing (RTP) is typically used to restore the damaged lattice after implantation
and can activate the dopant fully with minimal redistribution. This is especially
useful in shallow and narrow implantation. Wet chemical etching is suggested to keep
the device surface smooth and free from particle damage usually created in the dry
etching process. Other methods such as clean fabrication processes and good quality
semiconductor materials can also help reduce leakage current.
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Finally, to prevent premature breakdown caused by any sharp or jagged doping
features, considerations must be added into mask design to ensure the device
maintains rounded features in all the doping regions.

Resolution enhancement

techniques such as reducing the exposure wavelength can extend optical lithography
to smaller and more accurate feature sizes during pattern transfer steps.

2.4

Conclusions

In this chapter, we have reviewed all the requirements for a correct SIM design.
The position of the hole-sink will have a major effect on the hole collection efficiency
and achievable gains. The hole-sink needs to be placed further away from the n+
region than the shortest distance between the Schottky contact and the n+ region to
ensure holes will not experience impact ionization. Additionally, the spacing between
the Schottky and n+ region cannot be too short. Otherwise, ionized holes have a high
probability of recombining with the injected electrons at the current injection point.
We also conclude that as long as the metal work function is less than the silicon work
function, a high carrier injection efficiency from the metal to Si can be obtained.
Finally, cautions are given for device fabrication to avoid high leakage current and
unwanted breakdown at the wafer surface.
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CHAPTER 3
3Physics
PhysicsofofImpact
ImpactIonization
Ionization

3.1

Introduction

The impact ionization process in semiconductors has been observed and studied
since 1950. In the past several decades, there has been more widespread interest in its
applications due to the rapid progress in optical communication systems. Avalanche
photodetectors (APDs) use the impact ionization principle to detect and amplify very
low light signals and they are still used as the most sensitive detector for most systems.
It is found that to have a high-gain, low-noise APD, the ionization rate for electrons
and holes needs to be very different. Efforts to find the best material to perform
impact ionization reveal that silicon has the largest ionization rate difference between
electrons and holes among all semiconductors. Due to its cutoff wavelength around 1
µm, however, silicon has rarely been employed for today’s optical communication
systems that use 1.55 µm wavelength light. Suitable materials using combinations of
binary and ternary/quaternary III-V semiconductors such as InGaAs on InP substrates
have provided solutions for longer wavelength detection.
It is very important to note that most III-V semiconductors have similar
ionization rate for electrons and holes. Therefore, they create much more noise than
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silicon for equivalent gain regions at equivalent gains. Because the SIM can operate
with arbitrary photodiodes, silicon of course is the ideal material to enhance detector
sensitivity and amplification for minute signals which cannot be obtained by other
materials. In this chapter, we start with a brief discussion of the gain mechanism for
impact ionization. Threshold energy and impact ionization gain equations will then
be derived. Methods used for measuring the impact ionization coefficient will also be
discussed. At the end, the noise associated with the impact ionization process will be
addressed.

3.2

Impact Ionization Gain Mechanism

The impact ionization gain mechanism can be demonstrated by using a
thermally generated electron, or an electron created by an absorbed photon, traveling
inside a semiconductor where a depletion region is formed. Figure 3.1 illustrates the
impact ionization process in a reverse biased PIN. As shown in the figure, electrons
can gain sufficient kinetic energy while traveling in a high electric field. If the
electric field is high enough, this high-energy electron may initiate the electronelectron scattering so that an electron in the valence band can be excited to the
conduction band. As a result of this, another electron-hole pair is produced by
promoting an electron from the valence band into the conduction band. Due to the
strong electric field, the subsequent electron and hole will continue to collide with the
lattice and create more electron-hole pairs.
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Therefore, numerous carriers are

generated and the result is a multiplied current output.

This phenomenon is

sometimes referred to as the avalanche breakdown.

P+

High
Electric
Field

N+

Figure 3.1 - Energy band diagram of a reverse biased PIN structure where impact
ionization process occurs as the electron travels through the high electric field region.

The energy required to initiate impact ionization depends on the bandgap of the
material. The reason for this can be found in Fig. 3.1 where an electron transition
from valence band to conduction band is necessary for carrier multiplication. In low
bandgap semiconductors, such as InAs, an electric field of 104 V/cm is required. For
wide bandgap materials, such as GaP, the field required is greater than 105 V/cm.
The energy bandgap diagram and lattice constant for various III-V compound
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semiconductors is shown in Fig. 3.2 [43]. In addition to these, the bandgap of silicon
is 1.12 eV which is not shown in the plot.

Figure 3.2 - Energy bandgap versus lattice constant for III-V compound alloy system.

3.3

Ionization Threshold Energy

The minimum energy required to excite an electron from the valence to the
conduction band is equal to the bandgap energy of the semiconductor.

Impact

ionization, however, is more than just freeing an electron from the valence band. The
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theory of ionization threshold energy was first established by Keldysh in 1960. More
mathematics work was later derived by Anderson and Crowell, Balliger et al., and
Pearsall et al., especially for III-V compound semiconductors. In order to decide the
ionization threshold energy, various methods including parabolic, nonparabolic,
realistic, and nonlocal pseudopotential band structure have been utilized. It is found
that the threshold energy differs for most semiconductors. It is a function of the band
structure, effective mass ratio between electron and hole, density of state, phonon
interaction, and spin-orbit splitting energy.
The best way to estimate the ionization threshold energy involves a simple two
parabolic band model. In this model, we consider one conduction band with effective
mass me and one valence band with mass mh. As shown in Fig. 3.1, prior to the
collision, the electron traveling from the left-hand side has a kinetic energy of 1/2
mevi2 and a momentum of mevi, where vi is the initial velocity of the electron. After
collision, three carriers exist: a new electron-hole pair plus the original electron.
Electrons continue traveling to the right and the hole to the left. Assuming that the
collision is elastic, the conservation of energy and momentum must be satisfied.
These two assumptions are summarized as

1
1
1
2
2
2
me v i = E g + ( m e v e × 2 + × m h v h )
2
2
2

(3.1)

me v i = me v e × 2 + m h v h ,

(3.2)

and

49

where Eg is the energy bandgap of the semiconductor, ve is the electron velocity, and
vh is the hole velocity after the collision. Note that when me = mh and ve = vh = vf, (3.1)
and (3.2) can be rewritten as

1
3
2
2
me v i = E g + m e v f
2
2

(3.3)

me vi = 3me v f .

(3.4)

and

Substituting (3.4) into (3.3), we can derive that the required initial electron energy for
ionization process as

Ei =

1
2
me vi = 1.5E g .
2

(3.5)

This is the well-known 3/2-band-gap rule for ionization threshold energy in
semiconductor (Wolff, 1954) [44].
It is found that for wide and indirect bandgap materials such as silicon, the
calculations for the conduction band in the high energy regime become more
complicated. Lots of research has been devoted to this area. An overriding principle
is that the ionization process must always satisfy the energy and momentum
conservation. It is found that for silicon, the ionization threshold energy is 3.6 eV for
electrons and 5.0 for holes. The reason why they are both greater than 1.5 Eg (Eg =
1.12 eV) is because of the indirect bandgap nature of Si which requires extra energy
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for electrons to transit from the Г valley to the X valley. This type of transition is
called intervalley scattering.

The Si energy band diagram using a nonlocal

pseudopotential calculation is shown in Fig. 3.3 to illustrate the process [45].

Figure 3.3 - Silicon energy band structure. Notice that due to the large separation
between the Г and X valleys, the intervalley transition shown here is only possible
when a high electric field is applied.

There is no simple explanation for why electrons ionize much more readily than
holes in silicon. One major reason for this is because the minimum energy of the
second conduction band in the X valley located very close to the main conduction
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band, effectively increases the total density of states for the conduction band. The
energy difference between these two bands is calculated to be only ~ 0.1 eV which
allows electrons to transfer between these two with little resistance.

3.4

Ionization Coefficients and Gain Equations

To derive the gain equations for impact ionization process, we need to first
define the impact ionization coefficient.

For most semiconductor materials, the

impact ionization process is asymmetric to some degree for electrons and holes. For
example, the ionization rate for electrons is about 5 times greater than holes in
Germanium. For silicon, however, electrons can ionize 50 times to 1000 times more
readily than holes depending on the electric field amplitude. The probability for
initiating impact ionization is quantified as the impact ionization coefficient. It is
defined as the reciprocal of the average distance traveled by an electron or hole to
produce an electron-hole pair.

Therefore, its unit is cm-1.

For electrons, the

coefficient is denoted as α. For holes, it is denoted as β. Materials with very different
value for α and β, such as in silicon, can create less impact ionization noise because
only one type of carrier is dominant during the ionization process.

With these

definitions, we are ready to derive the gain equations in the following paragraph.
Figure 3.4 shows a schematic geometry for a semiconductor region. We will use
this simple structure to explore the gain equations. In this figure, the current density
for holes and electrons is denoted as Jp and Jn. All current flows in the same direction
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as the electric field. The electron current increases with increasing x while hole
current decreases with increasing x. Under dc conditions, the total current J is the
sum of the electron current and hole current, J = Jn (x) + Jp(x) = constant.

Electric field
J

J

Jp(0)

Jn(a)

Jn(0)

Jp(a)

L

0

X

Figure 3.4 - Schematic view of a semiconductor used to calculate current gain. The
electric field direction, current flow, and boundary conditions are also shown.

Prior to the gain derivation, several assumptions need to be made. First, the
length of the semiconductor is long (L >1 µm) such that non-local theories [46] are
not considered. Secondly, the current density is low to avoid the space charge effect
which may screen the electric field and lower the gain.
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A differential equation can be used to describe the multiplication process in
terms of ionization rates α and β.

Keep in mind that each ionized electron is

accompanied by an ionized hole and vice versa. Therefore, to describe the changes of
electron current density with position, dJn/dx, we must include electrons generated by
both electron and hole ionization. The same consideration can be used for dJp/dx.
Therefore, the changes of electron and hole current density with position can be
expressed as

dJ n
= α ( x) J n ( x) + β ( x) J p ( x) + qG ( x)
dx

(3.6)

and

−

dJ p
dx

= α ( x) J n ( x) + β ( x) J p ( x) + qG ( x) ,

(3.7)

where G(x) is the electron-hole pairs generation rate by absorbed photons in the
depletion region. For the SIM, there is no photocurrent because we take current from
external source so that G(x) can be neglected. Besides that, the SIM utilizes electrons
injection instead of hole injection. Therefore, we have a pure electron injection case
which leads to Jp(L) = 0 and J = Jn (x) + Jp(x) = Jn(L). It is important to note that pure
electrons injection does not mean β = 0. Replacing Jp(x) by Jn(x) and Jn(L) , equation (3.6)
becomes

dJ n ( x)
− {α ( x) − β ( x)}J n ( x) = β ( x) J n ( L) .
dx
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(3.8)

Equation (3.8) is an ordinary differential equation. It can be solved by using the
x

integrating factor exp[− ∫ (α − β )dx' ] = exp[−φ ( x)] and integrating x from 0 to L to get
0

x

∫ β ( x) J

J n ( x) =

0

x

n

( L) × exp[− ∫ {α ( x' ) − β ( x' )}dx' ]dx + J n (0)
0

x

.

(3.9)

exp[− ∫ {α ( x' ) − β ( x' )}dx' ]
0

The gain for pure electron injection is defined as

M n = J n ( L) / J n (0) .

(3.10)

If we substitute x = L into (3.9), Mn can be expressed as

Mn =

J n ( L)
=
J n (0)

1
⎡
⎤
⎡ x
⎤
exp⎢− ∫ {α ( x) − β ( x)}dx⎥ − ∫ β ( x) exp⎢− ∫ {α ( x' ) − β ( x' )}dx'⎥ dx
⎣ 0
⎦ 0
⎣ 0
⎦
L

L

.

(3.11)

This equation can be further simplified by using the integration by parts method

∫ AdB = AB − ∫ BdA for the second term in the denominator as the following:
L

⎡

x

⎤

L

⎡

x

⎤

⎡x

⎤

0

⎣

0

⎦

0

⎣

0

⎦

⎣0

⎦

∫ β ( x) exp ⎢− ∫ {α ( x' ) − β ( x' )}dx'⎥ dx = ∫ exp ⎢− ∫ α ( x' )dx'⎥ β ( x) exp ⎢∫ β ( x' )dx'⎥dx
(A)
L

(dB)

⎧⎪ ⎡ x
⎤ ⎡ x
⎤⎫⎪ L
⎡x
⎤
⎡ x
⎤
= ⎨exp⎢∫ β ( x' )dx'⎥ exp⎢− ∫ α ( x' )dx'⎥⎬ + ∫ α ( x) exp⎢∫ β ( x' )dx'⎥ exp⎢− ∫ α ( x' )dx'⎥dx
⎪⎩ ⎣ 0
⎦ ⎣ 0
⎦⎪⎭0 0
⎣0
⎦
⎣ 0
⎦
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L
⎡ L
⎤
⎡ x
⎤
= exp ⎢− ∫ {α ( x) − β ( x)}dx ⎥ − 1 + ∫ α ( x) exp ⎢− ∫ {α ( x' ) − β ( x' )}dx'⎥ dx .
0
⎣ 0
⎦
⎣ 0
⎦

(3.12)

Substituting (3.12) into (3.11), we obtain the final expression for the gain of pure
electron injection

Mn =

1
⎤
⎡ x
1 − ∫ α ( x) exp ⎢− ∫ (α ( x' ) − β ( x' )dx'⎥ dx
0
⎦
⎣ 0
L

.

(3.13)

The gain for pure hole injection can be derived with the same method. The
expression for Mp is given as

Mp =

1
⎤
⎡
1 − ∫ β ( x) exp ⎢ ∫ (α ( x' ) − β ( x' )dx'⎥ dx
0
⎦
⎣x
L

L

.

(3.14)

Equations above demonstrate the relations between the ionization coefficients
and multiplication gain. However, they look very complicated but we can consider
two special cases to simplify them. First, we assume that the electric field is constant.
Secondly, we assume β is much smaller than α. A constant field is possible if the
doping concentration of the multiplication layer is very low. Many silicon-based
devices can satisfy this condition. Under constant field condition, α and β can be
treated as constants too so that (3.13) and (3.14) become
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Mn =

1

α

1+

α −β

[exp(− x(α − β ) )]

=

(α − β ) exp(L(α − β ) )
α − β exp(L(α − β ) )

(3.15)

=

( β − α ) exp(L( β − α ) )
.
β − α exp(L( β − α ) )

(3.16)

L
0

and
Mp =

1
1+

β
β −α

[exp(− x( β − α ) )]

L
0

If β is much smaller than α, (3.15) can be rewritten as

Mn ≈

exp(Lα )

β
1 − exp(Lα )
α

.

(3.17)

A positive feedback factor (β/α) in (3.17) shows the effect of ionization
coefficients on multiplication gain. As β gets bigger, but still much smaller than α,
Mn can reaches breakdown in a shorter distance. If we consider an extreme case, β =
0, (3.17) can be further simplified to

⎛L
⎞
M n = exp⎜⎜ ∫ αdx ⎟⎟ = exp(αL) .
⎝0
⎠

(3.18)

From (3.18) we observe that when β = 0, there is no avalanche breakdown
because Mn just continues to increase exponentially with αL. A plot is given in Fig.
3.5 using (3.17) to demonstrate the gain versus αL for various value of (α/β):
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Figure 3.5 - Multiplication gain M versus αL for pure electron injection. Various α/β
value are used to demonstrate its effect on avalanche breakdown curve

3.5

Impact Ionization Coefficient Measurement

The discussion above reveals the relation between carrier multiplication gain
and ionization coefficients. In order to find out the ionization coefficients for electron
and hole, experimental measurement is necessary because there is no good model for
calculating these values. We know that α and β are strong function of electric field in
the multiplication region. Electric field, however, also depends on the bias voltage,
doping profile, and the device geometry. In this section, we will explain how to
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measure the ionization coefficients accurately for different device structures including
p-i-n diodes, abrupt p-n junctions, and punchthrough diodes.

1.

p-i-n Diode
Among all the structures, p-i-n is the best one to measure α and β because the

electric field is very close to constant due to the lightly doped intrinsic layer as shown
in Fig. 3.6.
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(b)

Figure 3.6 – (a) Schematic view of a p-i-n diode used for measuring the electron
ionization coefficients. High energy light illumination is used to ensure that
photocurrent is created very close to the surface. (b) Hole ionization coefficient
measurement using the same setup but illuminating the diode from the n+ side.
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In measurement, a very high energy light is used to illuminate the diode. Due to
the high energy of the photons, electron-hole pairs can be created very close to the
surface to obtain the pure electron or hole injection condition. Electron ionization is
measured by shining light from the p+ side. Photon-excited electrons are injected into
the intrinsic layer while holes are swept to the left. Hole ionization is measured by
illuminating light from the n+ side, injecting holes into the intrinsic layer.
The electron gain Mn can be calculated by dividing the total current measured
for a given electric field by the photocurrent created by the light. The photocurrent
can be precisely measured when the diode is operated without avalanche gain. The
hole gain Mp can be obtained through the same process. Once Mn and Mp are known,
we can use equation (3.15) and (3.16) to derive formulas related α and β to Mn and Mp.
They are calculated to be

α=

1 ⎛⎜ M n−1
L ⎜⎝ M n − M p

⎞ ⎛ Mn
⎟ ln⎜
⎟ ⎜M
⎠ ⎝ p

⎞
⎟
⎟
⎠

(3.19)

β=

1 ⎛⎜ M p−1
L ⎜⎝ M p − M n

⎞ ⎛Mp
⎟ ln⎜
⎟ ⎜M
⎠ ⎝ n

⎞
⎟⎟ .
⎠

(3.20)

and

2.

Abrupt p-n Junction
The previous structure is difficult to fabricate because it requires a very pure

intrinsic layer. For an abrupt p-n junction as shown in Fig. 3.7, a lightly p-doped
layer is sandwiched between the n+ and p+ layer. This structure is easier to make but
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is not so convenient for ionization coefficient measurements. Since the depletion
region width varies with the bias voltage, extra care must be paid when one tries to
measure the photocurrent without avalanche gain. To achieve this, the thickness of
the p-doped layer must be designed so that when it is fully depleted, the maximum
electric field is still low enough to prevent impact ionization.
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n+

p+

p

hν

hν
|E|
|Em|

L

Figure 3.7 - Schematic view of an abrupt p-n+ junction used for measuring ionization
coefficients. The depletion width and maximum electric field are function of the
applied bias.

Since the field is not constant, the ionization coefficients are not constant either.
The value for α and β at the maximum electric field Em is given as [47]
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⎛ 1 dM n
1 dM p ⎞⎟
−
M p dV ⎟⎠
⎝ M n dV

α ( E m ) = β ( E m ) + E m ⎜⎜

(3.21)

and
⎛

dM p ⎞
1
⎟,
⎟
M
M
dV
⎝ n p
⎠

β ( E m ) = E m ⎜⎜

(3.22)

where Em can be obtained by E m = 2qN B (Vbi − V )(ε 0 ε r ) −1 .

NB is the doping
B

concentration of the p layer, and Vbi is the built-in voltage. Additionally, dM/dV in

[

can be obtained from M n , p = 1 − (V / VB )

]

m −1

where m and VB (breakdown voltage) are
B

decided by experiment and may vary with pure electrons or hole injection conditions.

3.

Punchthrough Diode
In this structure, the diode is fully depleted at low voltage. To initiate impact

ionization, additional voltage needs to be added.

The maximum electric field

amplitude will keep rising as the bias voltage continues increasing.
illustrates this situation.

Figure 3.8

In this case, the ionization coefficient is a function of

position and field and can be expressed as [48]

α ( E0 ) =

2 L dM n
+ α ( E L ) M p − β ( E 0 )( M n − 1)
W02 M n dV

β ( E0 ) =

⎫⎪
dM p M p ⎪⎧
2L
1
+
[(α ( E L ) − β ( E L )]⎬ ,
⎨α ( E L ) −
M n ⎩⎪
Mp
W M n M p dV
⎪⎭

(3.23)

and

2
0
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(3.24)

where E0 is the electric field at x = 0 and EL is the electric field at x = L which is also
equal to E0-Ep, where Ep is the electric field at punchthrough voltage and is equal
to E p = qN B (ε 0 ε r ) −1 × L .
The punchthrough diode demonstrated here can be applied to our SIM operation
for the devices we fabricated which will be further discussed in Chapter 4.
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Figure 3.8 - Schematic view of a punchthrough diode used for measuring ionization
coefficients. The depletion width reaches p+ at low bias so there is no avalanche gain
before punchthrough.
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3.6

Impact Ionization Response

The carrier buildup time in the multiplication process depends on the
contribution of carrier feedback as illustrated in Fig. 3.9. In the ideal condition,
Figure 3.9(a), where only one type of carrier is capable of initiating impact ionization
process (electrons for β = 0), the output current pulse increases with the transit time
for the initially injected electron. The output current decreases to zero as all the
ionized holes arrive at the negatively biased electrode. Thus, the current pulse lasts
about twice as long as the transit time. Since the pulse width is independent of the
multiplication gain, there is no gain-bandwidth product limitation when β or α = 0.

E Field

E Field

(a)

(b)

Figure 3.9 - Schematic representation of the impact ionization process. (a) Only
electron initiated impact ionization (b) Both carriers can initiate impact ionization.
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In the other extreme case when β = α, the buildup of the impact ionization
process is shown in Fig. 3.9(b). The gain of the process can be very high which may
cause the output current pulse to become very long too. There is a gain-bandwidth
product limitation for this case. The detailed derivation for the gain bandwidth
product as a function of β/α was given by Emmons [ 49 ]. It is found that the
avalanche multiplication process does not affect the device bandwidth as long as the
dc multiplication gain M is less than α/β. On the other hand, if M > α/β, the
multiplication gain becomes a function of frequency and is expressed as

[

M (ω ) = M 0 / 1 + ω 2 M 02τ 12

]

1/ 2

,

(3.25)

where τ1 is an effective transit time and is approximately τ1 = N(β/α)τ. N is a number
varying slowly from 1/3 to 2 as β/α varying from 1 to 10-3, and τ is the transit time
equal to L/vs where L is the length of the avalanche gain region and vs is the saturation
velocity.
Simulation result based on (3.25) is shown in Fig. 3.10. Clearly we see that the
3dB bandwidth decreases as β/α value increases, and the decreasing rate is greater for
higher multiplication gain.
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Figure 3.10 - Calculated bandwidth versus gain in a p-i-n photodiode for various
values of β/α. The plot indicates that the bandwidth will not be limited by the gain as
long as M < α/β [49].

The gain-bandwidth product for M > α/β can be obtained using (3.25) for high
frequencies and is expressed as

M (ω ) × ω =

M 0ω
(ω M 0 τ 1 )
2

2

2 1/ 2

=

1

τ1

=

1
.
N ( β / α )τ

(3.26)

Equation (3.26) indicates the basic requirements for an impact-ionization based
device to obtain a high gain-bandwidth product. These requirements include a small
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β/α value and short intrinsic transit time. Therefore, a correct choice of material,
multiplication layer thickness, and carrier transport velocity are essential.
Using (3.25), the calculated frequency response for a p-i-n structure with 1μm
thick gain region when operated at M = 50 is given in Fig. 3.11.

Figure 3.11 - Frequency response of a p-i-n photodiode with 1μm thick multiplication
layer. Notice that parameter k is defined as β/α.

3.7

Impact Ionization Noise

As electrons and holes travel through a multiplication layer, they can initiate
impact ionization processes according to their ionization rates.
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At the end, the

initially injected carriers together with the ionized electron-hole pairs are collected by
the electrodes of the diode randomly.

Because the collection of each carrier is

independent of others, this random collection is a probability distribution. A meansquare shot noise current < i s2 >= 2qIB < M > 2 can be used to describe this
randomness, where I is the injected current, B is the bandwidth, and <M> is the
averaged multiplication gain [50]. Notice that the multiplication gain M is not a
constant because it is a function of position, electric field, and ionization coefficients
as shown in (3.13) and (3.14). In fact, each injected carrier may experience a very
different multiplication process and feedback process such that the gain M must be
described statistically. Therefore, the statistical variation of the multiplication gain
from its average value is responsible for the so-called multiplication noise which can
be characterized by the excess-noise factor F [51]

F =< M 2 > / < M > 2 .

(3.27)

The detailed derivation of excess-noise factor for different ionization coefficients
was given by McIntyre [52]. From his derivation, an expression for F can be written
as

F = φ / 2qI 0 < M > 2 ,

(3.28)

where ϕ is the noise spectrum density of the multiplication noise.
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McIntyre concluded that if α = β, the multiplication gain only depends on the
total injected current (electron current + hole current + photon-excited current) and
not on where the current is injected or generated. The noise factor F in this case is
equal to the average multiplication gain, F = M. In another case, if α ≠ β, the
multiplication gain depends on where the current is injected or generated and on the
ionization coefficients ratio k = α/β. For electron injection, the excess noise factor is
calculated to be

Fn = M n [(1 − (1 − k )(

M n −1 2
) ].
Mn

(3.29)

For hole injection, the excess noise factor is given as

F p = M p [(1 − (1 − (1 / k ))(

M p −1
Mp

)2 ] .

(3.30)

The excess noise factor using (3.29) and (3.30) is plotted in Fig. 3.12. It has
been found that using the excess-noise factor versus gain measurement, the ionization
coefficients can be determined. A practical way to measure F is by using a noise
figure meter and a standard noise source [ 53 ]. Kaneda measured the ionization
coefficients in silicon using a reach-through APD structure when operated in high
electric field (E > 200 kV/cm) [54]. Based on his measurement, the values of α and β
in silicon are given as
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α = 1.04 × 10 6 exp(−1.08 × 10 6 / E )

(3.31)

β = 0.45 × 10 6 exp(−1.97 × 10 6 / E ) ,

(3.32)

and

where E is the electric field with unit of [V/cm]. Equation (3.31) and (3.32) are very
useful for our SIM device because it is measured for silicon at high electric field and
it takes into account pure electron injection into the gain region.
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Figure 3.12 - Excess noise factor versus gain with keff as a parameter for various
material APDs. Notice that SL stands for superlattice.
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3.8

Conclusions

The impact ionization process has been widely utilized in avalanche photodiode
design.

Among all the semiconductors, silicon has been found to be the best

candidate to perform low noise and high gain-bandwidth product applications. To
better understand the reason for this, we have reviewed the theory of gain mechanism
for the impact ionization process and discussed threshold energy based on the energy
band diagram. Definition and methods used to measure ionization coefficients were
described. The multiplication gain was then derived as a function of ionization
coefficients, carrier injection condition, and multiplication layer thickness. It has
been pointed out that if α is much bigger than β, a pure electron injection into the
multiplication gain region can bring higher gain, lower noise, and wider gainbandwidth product. On the other hand, if β is much bigger than α, a pure hole
injection should be applied instead. Hence, ideally one needs to find a semiconductor
with either α ≫ β or β ≫ α according to the desired application. After that, efforts are
required in device design to optimize the speed, sensitivity, and gain performance.
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CHAPTER 4
4SIM
SIMDesign
Design

4.1

Introduction

So far we have discussed the SIM design concepts which can lead to carrier
multiplication with current injected from an external source. In this chapter, we will
discuss how to implement these concepts into a real device through device modeling.
Several important items must be reexamined carefully and are listed below.
Carrier Transport: The ionized electrons and holes move according to the
electric fields they encounter. To avoid carrier recombination between the ionized
holes and the injected electrons, it is critical to direct the ionized holes away from the
current injection point. A boron doped hole-sink can be created to collect the ionized
holes. It has been found that the shortest distance between the p-sink and the n+
region must be longer than the distance between the Schottky contact and n+ region
such that the impact ionization process predominately occurs in the Schottky to n+
region direction. As long as this condition can be satisfied, hole-initiated impact
ionization can be avoided which can cause excess noise and slower device response.
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Electric Field: The device is operated with a large reversed biased voltage,
typically with an electric field greater than 200 kV/cm, special attention must be paid
to avoid any premature breakdown at sharp local corners or along the wafer surface
which can easily burn out the device. Additionally, the electric field distribution
along the Schottky contact to n+ region direction needs to be narrow so that the
ionized holes have a better chance to be swept into the sinks before they travel back to
the electron injected point. Figure 4.1 illustrates the initial SIM design concept.

GND
Hole
P+ doping sink
Intrinsic
semiconductor

Electron
Source

+ Voltage

N+ doping

Schottky Contact

Electric
Field Lines
P+ doping
Hole
sink
GND

Figure 4.1 - Illustration of the doping profiles required for the SIM. A long but
narrow ionization path is desired for the electrons, giving space for holes to be swept
into lateral sinks. This shows a top view of the multiplier.
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With these concepts in mind, this chapter will present two different device
designs, surface structure SIM and vertical structure SIM which are both based on the
same design concept. The major difference between these two types is the creation of
the hole-sink. The surface one will have two boron doped regions as the sink while
the vertical one will use a p-substrate instead.

4.2

Surface Design and Carrier Transport

Based on the design concepts outlined in the previous section, here we
demonstrate the surface structure SIM. As the name suggests, the entire active area
will be built within a low-doped silicon epitaxial layer regardless of the substrate used.
Figure 4.2 illustrates the initial geometry design using the Silvaco simulation tool.
The distance between the Schottky contact and n+ region is 2 µm while the width of
the Schottky contact and n+ region is 0.5 µm. Also shown is the electric field
distribution when the n+ region is positively biased with the two p-sinks connected to
ground.
From Fig. 4.2, we observe that the higher electric field is located closer to the pn+ junction at the n+ side. This result helps the SIM operate without breakdown at
the Schottky contact which could prohibit the ionized holes from being collected by
the p-sinks and cause them to recombine with the incoming electrons.
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P-sink

Schottky

P-sink

n+ region

Figure 4.2 - Device geometry of the surface structure SIM. The doping of the n+ and
p-sinks are 1018/cm3 with phosphorous and boron, respectively. Meanwhile the epilayer is lightly p-doped with 1015/cm3.

Since the impact ionization rate is proportional to the electric field strength, it
should be no surprise that the electron current density will be higher at the n+ side due
to carrier multiplication. Figure 4.3 shows the simulation results of the electron
current density in the SIM when an external current source is connected to the
Schottky contact. Notice that the spacing between the Schottky contact and n+ region
must be fully depleted before any possible carrier multiplication can take place.
Therefore, the voltage applied at the n+ region must be greater than the depletion
voltage.
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Figure 4.3 - Electron current density in the SIM when operated at high electric field
(E ~ 280kV/cm). The current density is higher near the n+ region due to the impact
ionization process.

As has been explained before, the successful operation of the SIM relies on the
hole-collection by the p-sinks. Hence it is necessary to observe the hole current
density distribution in the SIM. The analytic results shown in Fig. 4.4 successfully
demonstrate the ability of the p-sinks to attract the ionized holes. As a consequence,
the incoming electrons injected at the Schottky contact will not recombine with these
holes such that multiplication gain is obtainable. It is important to note that both Fig.
4.3 and Fig. 4.4 are simulated under the same device geometry and the same bias
condition at the n+ region and p-sinks.
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Figure 4.4 - Hole current density in the surface structure SIM when operated at high
electric field (E~280kV/cm). The ionized holes are successfully directed toward the
p-sinks to avoid carrier recombination and produce gain.

As shown in Fig. 4.4, most of the holes can be collected by the p-sinks. It
would be helpful if we could look at more details about the relationship between holecollection efficiency and some other important geometry parameters.

These

parameters include the width of the Schottky contact (w), the spacing between the
Schottky and the p-sinks (d), and the distance the p-sink extends further towards the
n+ region when compared to the Schottky contact (h). These three parameters are
illustrated and labeled in Fig. 4.5.

78

w

d
p-sink

S

1 um

p-sink

h
2 um

N

1 um

Figure 4.5 - Geometry and some critical parameters of the SIM, (w,d,h), which can
affect the hole-collection rate

The relationship between (w,d,h), gain, and hole collection efficiency are
simulated using Silvaco Atlas tool. The results are given in Fig. 4.6-4.8. As we can
see, smaller w, smaller d, and larger h give better hole-collection efficiency as well as
higher current gain. This conclusion tells us in order to achieve a better current gain,
it is necessary to optimize the hole-collection efficiency.

High hole-collection

efficiency can be obtained through the accurate design of size and location of the psink in relation to the n+ region and Schottky contact. Other than that, the distance
between the p-sink and n+ region must always be kept longer than that of Schottky
contact to n+ region to ensure very few hole-initiate impact ionization can occurs.
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Figure 4.6 - Schottky contact width versus hole-collection efficiency and gain, with d
= 0.2 µm and h = 0. For narrower w, the ionized holes have a better chance to escape
from the high electric field region and not be collected by the Schottky contact.

100

25
20

90
15
Gain

Hole collection rate (%)

95

85
10
80
5

75
70

0
0.3

0.8

1

1.2

d (um)

Figure 4.7 - Spacing between the Schottky contact and p-sink (d) versus holecollection efficiency and gain, with w = 0.4 µm and h = 0. As p-sinks are pushed
further away from the Schottky contact, the hole collection rate drops and the gain
decreases as well.
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Figure 4.8 - P-sink extends distance (h) versus hole-collection efficiency and gain
with w = 0.4 µm and d = 0.3 µm. As h increases, the hole-collection rate and the gain
raises as well.

With these simulation results, we are ready to implement the design concepts
into a real device. The geometry of the SIM device built on a p-type silicon substrate
is illustrated in Fig. 4.9. First a 10 µm thick, lightly p-doped epitaxial layer is grown
on top of the substrate. A metal layer is then deposited onto the silicon surface to
form the Schottky contact. The n+ region and two p-type sinks are created in the
silicon surface using solid-state dopant diffusion or ion implantation. Also shown is
the Aluminum contact pads which have a contact resistance of approximately 50
ohms. The more detailed device fabrication steps will be given in Chapter 5.
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Figure 4.9 - Device geometry of the surface structure SIM. An n+ region was
implanted with phosphorous for multiplied electron collection. The two p-sinks at
the side were implanted with boron to collect holes. Schottky metal serves as the
current injection point. The length between Schottky and n+ region was varied
between 3 and 9 µm for different device designs on the same substrate. The pepitaxial layer thickness is 10 µm.

The first advantage of using a surface structure SIM comes from fabrication
considerations. For example, spacing between the Schottky contact and the n+ region
determines the voltage needed to deplete the high field region, the transit time for
carriers, and the voltage to produce the desired gain. With the assistance of accurate
mask design and advanced microelectronics processing technology, spacing can be
easily set so that uniform gain performance can be obtained from device to device.
Another benefit to a surface structure SIM is its ease of integration with external
photodiodes and subsequent transimpedance amplifier circuits through bump bonding
or direct integration on the same substrate.
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A picture of a surface structure SIM is given in Fig. 4.10. Due to the resolution
limitation of the photolithography process (Karl Suss), the smallest spacing of the
SIM geometry needs to be greater than 2 µm to reduce any misalignment problems.

Figure 4.10 - Image of the surface structure SIM. Notice that the distance between the
p-sinks and the n+ region is greater than the distance between the Schottky and n+
region to prevent the hole-initiate ionization process.

Figure 4.11 illustrates the essential features of a surface structure SIM with a
photodiode represented as the current source connected to it. The carrier transport in
the SIM is also shown with the ionized electrons collected by the n+ region and the
holes being directed to the p-sinks.
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Figure 4.11 - Device operation illustration with a reverse biased photodiode connected
as a current source. The high field is built between the Schottky and n+ region.
Ionized electrons are collected at the n+ region while holes are directed to the p-sinks.

In operation, the p-sinks are grounded and a negative voltage in relation to this
ground is applied to the photodiode, reverse biasing it while light is being shined on it.
A contact to the heavily doped n+ region is then biased positively in relation to the
ground. As this voltage is increased, the electric field also increases between the n+
region and the Schottky contact where the voltage is monitored to be about the same
potential as the ground.

Increasing voltage at the n+ region also increases the

depletion width surrounding the n+ region. At a critical voltage, this depletion width
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reaches the Schottky contact and electrons can be injected into this depletion region
and are caught in the high electric field. Additionally, the SIM’s gain can be adjusted
by changing the voltage applied between the n+ region and the Schottky contact. In
this way, the SIM can be operated at a gain below the noise floor of a succeeding
amplifier.

4.3

Vertical Design and Carrier Transport

The vertical structure SIM utilizes the same operation principle as the surface
one. The only difference between these two types is the way to create the hole-sinks.
For the surface SIM, we use boron implantation to create two p-sinks on the wafer
surface. The vertical SIM, however, simply uses the p+ substrate to collect the
ionized holes.

Hence, the fabrication steps are reduced for the vertical SIM as

compared to the surface one. A cross-section view of the device structure is shown in
Fig. 4.12. Noted that the space between the Schottky contact and the n+ region varies
from 3 ~ 8 µm for different device design on the same wafer. The reason for this is
for us to observe the effect of the depletion width on gain characteristics, the spacecharge effect, carrier transit time, and device capacitance which are critical for both
dc and high speed operation.
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Figure 4.12 - Cross section view of the SIM device with an illustration of device size.
The W is designed to be 3~8 µm and the n+ doping region extends about 1 µm into
the silicon. The p- epitaxial layer thickness is about 10 µm. A depletion region is
formed due to the reverse bias of the p- - n+ junction.

The wafer we used consists of an approximately 10 µm thick epitaxial layer
grown on a p+ substrate. The good thing about the thick epitaxial layer is to ensure
that the electric field strength can be higher in the horizontal direction than in the
vertical direction which is achievable due to the smaller spacing between the Schottky
and the n+ region (3-8 µm). A lower vertical field can prevent a hole-initiated impact
ionization process during the operation which can cause carrier feedback, noise, and
slow down the impact ionization process.
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Figure 4.13 - Illustration showing the operation principle of the vertical SIM when
integrated with an external photodiode. A high field region is created by reverse
biasing the p--n+ abrupt junction to initiate the impact ionization process while the p+
substrate serves to pull the ionized holes away from the injected electrons.

In operation, a photodiode is connected to a Schottky metal semiconductor
contact.

Figure 4.13 illustrates this feature. The highly doped p+ substrate is

grounded and a negative voltage in relation to this ground is applied to the photodiode,
reverse biasing it. A contact to the heavily doped n+ region is then biased positively.
As this voltage is increased, the depletion region extends from n+ region toward the
p+ substrate and the Schottky contact. At a critical voltage, this depletion width
reaches the Schottky contact. Electrons can be injected into this depletion region and
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consequently into the high electric field built between the Schottky contact and n+
region. Significant to the correct operation of the SIM is the choice of doping for the
p− layer and spacing between the Schottky contact and n+ region. Ideally, when the
critical depletion voltage is reached, the horizontal electric field in the Schottky-n+
region is already near avalanche breakdown so as to create significant gain.
Consequently, flowing out of the substrate is a stream of ionized holes and the output
of the n+ region is a stream of amplified electrons.

4.4

Electric Fields and Potentials

The electric field distribution inside the SIM can be calculated using a reachthrough and one-side abrupt junction model. The electric field distribution of a
vertical structure SIM is shown in Fig. 4.14. The voltage required for depleting the
region between the Schottky contact and the n+ region can be derived by using

W =

2 ε 0 ε Si (V bi − V )
,
qN B

(4.1)

where ε0 is 8.85 x 10-14, εsi is 11.9, Vbi = 0.809 is the built-in potential, V is the bias at
n+ region and is negative for reverse bias, and NB is the lightly doped epitaxial
concentration and is equal to 3.5x1015 cm-3.
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At T = 300 K and W = 5 µm, the voltage required to deplete the space between
the Schottky contact and n+ region is calculated to be 67 volts.
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Figure 4.14 - Illustration of the electric field distribution inside the SIM. The spacing
between the Schottky contact and n+ region is 5 µm while the thickness of the pepitaxial layer is about 10 µm. Dashed line represents the situation when the depletion
region just reaches the Schottky contact as 67 V is applied onto the n+ region. Solid
line represents the situation when SIM is operated with a gain of 10 when n+ region is
biased at 74 V. Noted that the high electric field (E > 250 kV/cm) is designed to be
closer to the n+ region to avoid breakdown at the Schottky junction.

The potential distribution in the SIM can be found using the electric field
distribution and integrating it along the X or Y directions as
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x

V = − ∫ E × dx
0

y

V = − ∫ E × dy ,

(4.2)

0

where x = y = 0 is the boundary of the p--n+ junction. E is given as

E x = Em _ x −

qN B x

ε 0ε Si

E y = Em _ y −

qN B y

ε 0ε Si

,

(4.3)

where Em_x and Em_y is the maximum electric field value in the X and Y direction and
the unit of x, y is cm. Before the depletion region reaches the Schottky contact, the
maximum electric field is the same in both directions and is expressed as

Em _ x = Em _ y = Em =

qN BW

for W ≤ 5x10-4 cm ,

ε 0 ε Si

(4.4)

where W is the depletion width as given in (4.1).
For W = 5 µm, the depletion region extends from the n+ region and reaches the
Schottky contact at V = 67 volts as is shown in Fig. 4.14. Using (4.4), Em_x at n+
boundary is found to be 267 kV/cm. As we further increase the bias to 74 volts, the
depletion width will not change in the X direction due to the existence of the Schottky
metal, but will keep extending in the Y direction. In order to find out the Em_x value,
one can calculate the area underneath the electric field distribution curve and set it
equal to the applied voltage. Notice the electric field amplitude in the X direction will

90

increase uniformly as the bias increases beyond 67 volts. For V = 74 volts, Em_x is
calculated to be 281 kV/cm. The relationship of Em_x, Em_y, and V for W = 5 µm with
doping concentration stated before is derived to be

Em _ x =

(V − 67)
+ 267
5 × 10 −1

for V > 67 volts (kV/cm)

(4.5)

for V > 0 volts (kV/cm).

(4.6)

and
Em _ y =

32.611 × V
0.809 + V

The potential distribution in Y direction is simply the integration of (4.6) and is

y

y

0

0

V ( y) = −∫ Edy = −∫

qNB

ε 0ε Si

y

(W − y)dy = −Em _ y ∫ (1 −
0

y
y2
)dy = −Em _ y ( y −
) + const. ,
W
2W

(4.7)

where W is the depletion width in the Y direction at a given bias. Assume zero
potential at y = 0, or V(0) = 0, equation (4.7) can be rewritten as

y2
).
V ( y) = − Em _ y ( y −
2W

(4.8)

The potential distribution in the Y direction is shown Fig. 4.15 when bias at n+
region is 74 volts with Em_y = 279 kV/cm. Notice the unit of y is in cm.
Using the same method, the potential distribution in the X direction can be found
except that after the depletion width reaches the Schottky contact, the maximum
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electric field Em_x is given by (4.5) and is no longer equal to Em_y. The potential
distribution in the X direction is calculated to be:

x

x

V ( x) = −∫ E ( x)dy = −∫ ( Em _ x −
0

0

qN B x

ε 0ε Si

)dx

⎛ V − 67
⎞
= −⎜
+ 267 ⎟ × 10 3 × x + 2.658 × 10 8 × x 2 + const ,
−1
⎝ 5 × 10
⎠

(4.9)

where the unit of x is in cm.
Assuming zero potential at x = 0, or V(0) = 0, equation (4.9) becomes

V ( x) = −(

V − 67
+ 267) × 103 × x + 2.658× 108 × x 2 .
5 × 10−1

(4.10)

The potential distributions in both X and Y directions when n+ region is biased
at 74 volts are plotted in Fig. 4.15. As we can see, at 5 µm away from the n+ region,
the potential in the X direction is slightly different from that in the Y direction. This
result is due to the shorter depletion width in the X direction than in the Y direction.
It is also found that as the applied voltage increases, the difference between Em_x
and Em_y increases as well. For example, when V = 100 volts, using (4.5) and (4.6),
Em_x and Em_y are calculated to be 333 kV/cm and 324.8 kV/cm. Consequently, the
potential at x = 5 µm and y = 5 µm in relation to the potential at the n+ region can be
calculated using (4.10) and (4.8) and are found to be -100 V and -82.8 V.
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Figure 4.15 - Potential distribution of vertical SIM when the n+ region is biased at 74
and 100 volts. The spacing between the Schottky contact and n+ region is fixed at 5
µm in the x direction while the depletion width in the y direction increases with the
applied voltage. The epitaxial layer is about 10 µm thick.

4.5

Conclusions

We have demonstrated two different types of device design for the SIM.
Simulation result shows that the current gain of the SIM mainly depends on the holecollection efficiency of the p-sink and the electric field strength. More specifically
speaking, the more holes that can be collected by the p-sink, the higher the gain
obtainable even under the same bias conditions. Both surface and vertical structure
SIMs can successfully draw the ionized holes away from the current injection point if
they can be created with correct size and location. The test results for both structures
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when connected to external current source will be shown in Chapter 6 to further
validate the design.
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CHAPTER 5
5Device
DeviceFabrication
Fabrication

5.1

Introduction

The fabrication processes for the SIM require several strict requirements. First,
current must readily pass through the injection point of the SIM, a metalsemiconductor junction. The Schottky interface must be clean enough that very few
traps or recombination centers exist there. Additionally, the Schottky barrier height
must be low enough to allow thermionic transitions across the barrier or thin enough
to allow the carrier tunneling process. If this cannot be satisfied, the current injection
efficiency becomes low, causing carrier loss.

A second requirement is that the

spacing between the Schottky contact and the n+ region must be aligned accurately
enough that when this region is fully depleted, the electric field between them is also
near avalanche breakdown to create gain. We would also like to control the electric
field distribution such that the highest electric field is closer to the n+ region and the
lower electric field exists in the Schottky contact and p-sink terminals.
Another requirement is the need for low leakage current flowing inside the SIM.
This requirement is also true for any impact-ionization based device.
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Leakage

current may come from defects residing at the SiO2/Si interface, the Schottky
junction, or the bulk silicon material. When applying high electric field, breakdown
may happen along these defects and cause high leakage current. High leakage current
will degrade the device performance in terms of sensitivity, heat generation, and gain
characteristics—these are obviously undesirable.

Thanks to advanced CMOS

fabrication techniques, the SIM can be made with high quality silicon wafers, good
oxide growth, precise chemical or plasma etching, thin film deposition, and ion
implantation processes. In this chapter, the device fabrication processes for the SIM
will be described.

5.2

Vertical SIM Fabrication

The fabrication process can be roughly divided into six stages. The first stage
was to clean the wafer, which consisted of a lightly boron doped epitaxial layer grown
approximately 10 μm thick on a p-type substrate. The doping concentration of the
epitaxial layer was about 3.5 x 1015/cm3. A layer of 300 nm thick silicon dioxide was
then thermally grown on the wafer surface using a tube furnace at 1100ºC in an
oxygen atmosphere. Two windows of different size were patterned and etched down
to 30 nm in the surface oxide using buffered hydrofluoric acid (BOE). The window
designated for the n+ region was etched down to the silicon surface. Phosphorous
doped spin-on-glass was applied and spun for 10 seconds at 2000 rpm. The wafers
were cured in a vacuum oven for 60 minutes at 140ºC to drive out solvents and
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provide some solidification. The wafer was then placed in a tube furnace for another
90 minutes at 1000ºC to produce a highly doped n+ region required for the device. It
is estimated that this phosphorous doping layer extended about 1~1.2 μm below the
silicon surface. Figure 5.1 shows the calculation result for the diffusion profile.

Figure 5.1 - Impurity profiles for diffusion in silicon using constant-total dopant
condition. The total dopant per unit area is about 1 x 1014 atoms/cm2, while the
background doping is 3.5 x 1015 atoms/cm3. The junction depth estimated from the
plot is about 1~1.2 µm.
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After the diffusion process, the spin-on-glass was stripped off using BOE etch.
The time needed for etching depends on the thickness of the glass. The etch time was
found to be about 40~50 sec. If the wafer is etched too long, buffered hydrofluoric
acid starts to attack the surface oxide and can expose the bare silicon underneath it.
This will create dangling bonds at the silicon surface, thus increases the leakage
current. The best way to avoid this problem is by etching the SOG through a small
“via” opening located in the middle of the n+ doped region so the oxide at the edge
can be protected.
The solid-state dopant diffusion step can be replaced by the ion implantation
method. For ion implantation, the maximum doping concentration is not at the wafer
surface but at the projected range Rp into the wafer. If the doping concentration at the
surface is not high enough, the contact resistance will increase. To solve this problem,
one can implant the wafer several times with different energy until the total amount of
dopant at the surface becomes high. Parameters used for phosphorous implantation
includes a dose of 1 x 1014 atoms/cm2 and three different implantation energies of 200
keV, 150 keV, and 80 keV, respectively. The calculated doping profile for these
implantation energies is shown in Fig. 5.2-5.4.
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Figure 5.2 - Ion implantation profile using phosphorus with energy = 200 keV, dose =
1 x 1014/cm2. The peak concentration = 8 x 1018 /cm3 at depth = 0.25 µm.

Figure 5.3 - Ion implantation profile using phosphorus with energy = 150 keV, dose =
1 x 1014/cm2. The peak concentration = 9 x 1018 /cm3at depth = 0.18 µm.
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Figure 5.4 - Ion implantation profile using phosphorus with energy = 80 keV, dose =
1 x 1014/cm2. The peak concentration = 1 x 1019 /cm3 at depth = 0.1 µm.

It is known that because of the damage and the disorder cluster that result from
implantation, the carrier mobility and lifetime in the semiconductor degrades severely
after ion implantation. Therefore, the wafer needs to be annealed so that the dopant
can be relocated to proper sites, allowing damage caused by the implantation to be
recovered. To do this, we placed the wafer in a rapid thermal annealer (RTA) for 30
sec at 1050° C. This step helps activate the dopant with minimal redistribution, also
greatly reducing the leakage current.

If we choose ion implantation instead of

diffusion, a 30 nm thin oxide layer on top of the n+ region should be left after etching
so that dopant out-diffusion can be minimized during the RTA process.
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At this point small opening in the surface windows were made where either a
thin oxide layer (if implantation is chosen) or SOG (if diffusion is chosen) coats the Si
surface. This was again done using BOE etching. A 100 nm thick nickel layer was
then evaporated directly onto the silicon surface. The nickel was patterned using
liftoff to cover only the window opening and served as the Schottky contact for the
SIM. The spacing between the Schottky contact and N+ region was varied between 3
and 9 μm for different devices on the same substrate. A 700 nm layer of aluminum
was then evaporated onto the surface and patterned using liftoff to form both the
contact to the n+ region and to the nickel layer. A layer of aluminum was also
evaporated on the backside of the wafer to form the contact to the p-type substrate.
Finally, the wafer was annealed in a tube furnace with a forming gas (N2/H2)
environment for 5 minutes at 425ºC to produce a low resistance contact between the
aluminum and n+ region as well as to produce a nickel silicide at the Schottky contact
interface. Figure 5.5 illustrates the cross-section view of the vertical SIM while Fig.
5.6 shows the top view.
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Figure 5.5 - Cross-section view of solid-state impact-ionization multiplier (SIM).
The substrate consisted of an approximately 10 µm thick low-doped epitaxial layer
on a 100 mm p-type wafer. The surface doping concentration of the n+ region was
about 1x1018/cm3. A 100 nm layer of nickel was evaporated onto the silicon surface
to form a Schottky junction. A 700 nm layer of aluminum was deposited to form the

Ni Schottky
contact

Phosphorous doped
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Figure 5.6 - Top view of solid-state impact-ionization multiplier (SIM). A 3 µm x 1.5
µm Schottky contact window is opened in the oxide to serve as the current injection
point. Another 10 µm x 10 µm Phosphorous doped window is opened for multiplied
electron current collection. The length between the Schottky contact and n+ region is
varied between 3 and 9 µm for different device designs on the same substrate.
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5.3

Surface SIM Fabrication

The fabrication processes for the surface SIM were almost the same as for the
vertical one, except that two boron doped regions are created on the silicon surface
using ion implantation. The dose used for boron implantation was 1 x 1014 atoms/cm2
with three different energies of 85 keV, 60 keV, and 30 keV. Triple implantation was
used to produce high doping concentration at the surface. The calculated impurity
implantation profile is shown in Fig. 5.7-5.9.

Figure 5.7 - Ion implantation profile using boron with energy = 85 keV, dose = 1 x
1014/cm2. The peak concentration = 8 x 1018 /cm3 at depth = 0.25 µm.
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Figure 5.8 - Ion implantation profile using boron with energy = 60 keV, dose = 1 x
1014/cm2. The peak concentration = 9 x 1018 /cm3at depth = 0.18 µm.

Figure 5.9 - Ion implantation profile using boron with energy = 30 keV, dose = 1 x
1014/cm2. The peak concentration = 1 x 1019 /cm3 at depth = 0.1 µm.
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Figure 5.10-5.11 illustrate the image of the surface structure SIM with different
designs.

Variables used for the design including spacing between the Schottky

contact to n+ region, size of each window opening, distance between the n+ region
and hole-sinks, and metal chosen for the Schottky contact.

Schottky

p+

p+
n+

Figure 5.10 - Image of the surface structure SIM. The spacing between the Schottky
contact and n+ region is 6 µm. The shortest distance between the n+ region and p+
region is 9.4 µm. Ni is deposited as Schottky contact and Al as low resistance contact
pad. The small round aperture in each region is created by “via” etch for metal
contact onto the silicon.
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Figure 5.11 - Image of the surface structure SIM. The size of the n+ region is 16 x 10
µm 2. The spacing between the Schottky contact and the n+ region is 6µm. The
shortest distance between the n+ region and p+ region is 8.6 µm.

A partial region of the wafer consisting of SIM devices and alignment marks is
shown in Fig. 5.12. The total number of masks used for the SIM fabrication is six. A
mask layout using Cadence Virtuoso is shown in Fig. 5.13.
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Figure 5.12 - Image of the wafer shows both SIM devices and the alignment marks.

Figure 5.13 - Mask layout created by Cadence Virtuoso tools. Each color represents a
different mask layer and is explained as following. Red: oxide opening. Green: n+
doping. Blue: p+ doping. Yellow: via etch. Purple: Schottky metal deposition. Green
line: contact metal.

107

5.4

Correlation of Design to Fabricated Device

In Chapter 4, we discussed the device design for the SIM.

During the

fabrication processes, however, we found some limitations that can prevent the SIM
from being a perfect multiplier.

In this section, we will discuss each of these

limitations as well as available solutions. First, the resolution of the aligner and the
thickness of the photoresistor establish the alignment accuracy. For example, the Karl
Suss aligner has an alignment tolerance of about 1 µm. When aligning a mask to an
existed feature on the wafer, it is very difficult if the misalignment margin is less than
2 µm. This obstacle comes into play in several places during the process. The most
bothersome is when we try to align the p-sink. The spacing between the p-sink and
the Schottky window opening was designed to be 1~ 2 µm in the early design. In this
case, a 1 µm misalignment of the p-sink can results in boron implanted into the
Schottky region. These p-type dopants can recombine with the injected electrons and
degrade the injection efficiency.
It is found that the spacing between the Schottky contact and the n+ region
needs to be greater than 2 µm. This limitation comes from the finite resolution of the
pattern generator during mask fabrication processes, the broadening of the window
opening caused by chemical wet etching, and the lithography limitations like resist
thickness. As we know, the spacing between the Schottky contact and the n+ region
plus the impurity concentration of the epitaxial layer can affect the critical depletion
voltage. For example, if the spacing between the Schottky contact and n+ region is 3
µm and the impurity concentration of the epitaxial layer is 3.5 x 1015/cm3, it takes
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about 24 volts to deplete this space. In order to initiate impact ionization process in
silicon, a high electric field amplitude of 200 kV/cm is usually required. To satisfy
this condition, the applied voltage needs to be 60 volts. If we could reduce the
spacing down to 2 µm, then we only need 10 volts to deplete and 40 volts to produce
the same high electric field. Therefore, small spacing brings the advantage of less
power consumption as well as higher operational speed.
To resolve these problems caused by the limited resolution of our lithography
and etching process, we can increase the spacing between the features, use an aligner
capable of higher resolution, or reduce the photoresistor thickness. Extra attention
must be paid when increasing the spacing between the p-sink and Schottky contact,
for if the p-sink is pushed too far away from the n+ region, the hole-collection
efficiency decreases, resulting in less gain for the device.
The second factor that prevents the SIM from being a perfect multiplier comes
from the shape of its features. As has been explained in Chapter 2, any sharp corners
of the device are undesirable because premature breakdown can happen during the
avalanche operation. To handle electric fields above 200 kV/cm, all of the features
need to be rounded. At this time, the pattern on the mask is basically rectangular.
Although the nature of photolithograph can smooth the corners, this is still best solved
by using rounded patterns in the mask layout.
The third and most critical factor for successful SIM operation is the p-sink
location. The simulation result reveals that if the p-sink can be placed closer to the
high electric field region, greater hole-collection efficiency can be obtained as long as
hole-initiated impact ionization does not occur. In simulation, we located the p-sinks
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next to the Schottky contact, one left and one right. The success of the vertical
structure SIM, which will be shown in Chapter 6, shows us that the p-sink does not
need to be right next to the Schottky contact; it can be located at the side of the high
electric field. Figure 5.14 illustrates the design for the next generation SIM which
brings together all the advantages of the surface and vertical structure design.

Electron injection
GND

GND

SCH
holes

P-sink

P-sink

N+

+V

Figure 5.14 - The next generation SIM design with all features rounded to avoid
premature breakdown at sharp corners. The two p-sinks are located at the sides and
tilted so that they are far enough from the n+ region to avoid hole-initiated impact
ionization but close and wide enough to collect the holes. This design is a
combination of surface and vertical structure SIM design from the first generation.
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5.5

Conclusions

The fabrication processes for SIM devices rely on CMOS technologies such as
thermal oxidation, chemical wet etching, RIE dry etching, solid-state dopant diffusion,
ion implantation, RTA processing, metal deposition, and annealing. This is all made
easier because we use silicon substrates. Silicon is strong enough to withstand all of
the fabrication steps, and it is the ideal material to perform impact ionization
mechanism. Nevertheless, the SIM is still a challenging device to make because its
purpose is to obtain high current gain, high hole-collection rate, high current injection
efficiency, fast speeds, low leakage currents, and low power consumption. Each
requirement adds difficulty to the design and fabrication.
In short, we have explained the fabrication techniques used for SIM devices.
We have also shown dopant profile calculations for diffusion and ion implantation.
The correlations and limitations of design to real device were discussed with solutions
given for future designs. The real challenge is optimizing the hole-sink design in
order to achieve good gain while still keeping the multiplication noise at a low level.
Other considerations, such as the ability to operate the SIM at high speed, will be
discussed in Chapter 6.

111

112

CHAPTER 6
6SIM
SIMTesting
Testing

6.1

Introduction

All of the previous chapters have explained the design concepts and fabrication
processes for the SIM. In this chapter, we will report the measurement results for
vertical structure SIMs, surface structure SIMs, and high gain cascaded devices. The
key point of this chapter is to investigate whether the SIM can be integrated with
arbitrary current sources through wire bonding to provide impact-ionization based
gain. Additionally, we will examine the gain characteristics of the SIM and see if
high current gain is obtainable and controllable. Several other important analyses will
be addressed too. First, the device I-V curve with various current injection levels
from both silicon and indium-gallium-arsenide (InGaAs) photodiodes will be
illustrated.

Second, the gain characteristics of the SIM with different geometry

designs will be compared.

Third, the current saturation phenomenon and space

charge effect of the high gain cascaded structure will be explained. Finally, initial
bandwidth tests will be discussed.
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6.2

Vertical SIM Measurement

The first measurements made on vertical structure SIM were dark current and
photocurrent versus applied voltage at the n+ region.

Figure 6.1 shows the

configuration for the measurements.

Figure 6.1 - Cross-section view of the SIM illustrating its operation principle. A
reverse biased photodiode is connected as a current source. The p+ substrate is
grounded and a positive bias in relation to this ground is applied at the n+ region.

Figure 6.2 shows the I-V curve for the SIM when operated with an external
silicon photodiode. The spacing between the Schottky contact and n+ region of this
SIM is about 5 µm. As the figure shows, the dark current remains below 100 nA out
to about 90V reverse bias at the n+ region. As bias is increased beyond 80 volts, dark
current begins to increase more rapidly as a high electric field is placed across the
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spacing between the Schottky contact and n+ region. The photocurrent is produced
from illuminating the external silicon photodiode with a 633 nm laser. Notice the
Schottky to n+ region gets depleted at about 67 volts. Before this critical depletion
voltage, the injected photoelectrons are recombined with the holes of the lightly pdoped epitaxial layer and thus cannot be detected as current flowing out of the n+
collecting region.
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Figure 6.2 - Measured current versus voltage applied at n+ region of the vertical
structure SIM. The spacing between the Schottky contact and n+ region is 5 µm.
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Figure 6.3 illustrates the measurement result of another SIM with spacing
between the Schottky contact and n+ region increased to 5.8 µm. The depletion
voltage is about 90 volts. Again, the photocurrent is provided from an external silicon
photodiode illuminated by a 633 nm laser.
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Figure 6.3 - Measured current versus voltage applied at n+ region of the vertical
structure SIM. The spacing between the Schottky contact and n+ region is 5.8 µm.
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A critical figure of merit for the SIM is its gain efficiency defined as Gain
Efficiency = Injection Efficiency x Current Gain, where injection efficiency describes
the percentage of carriers that are successfully injected from the current source into
the SIM and current gain is the multiplication factor of the injected current in the
impact ionization gain region. To calculate gain efficiency from the plots in Fig.6.2
and Fig. 6.3, dark current through the SIM is subtracted from the total current when a
photodiode is illuminated and the result is divided by the known photocurrent
produced by the photodiode (as measured through an HP 4156 Parameter Analyzer).
Figure 6.4 shows a plot of Gain Efficiency versus voltage on the SIM based on the IV curves given in Fig. 6.2 and Fig. 6.3. The plots in Fig. 6.4 indicate that very high
injection and gain efficiencies are possible for the SIM.
It is important to notice the difference in the gain curves for multiplication
layers of different widths. Generally speaking, thinner layers require less voltage to
achieve equal gains than thicker layers. This phenomenon can be observed in Fig. 6.4.
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Figure 6.4 - Gain efficiency versus applied voltage at the n+ region of the SIM with
60 nA photocurrent injected from external Silicon photodiode. Two different
multiplication region thicknesses are used to investigate the geometry effect on gain
characteristics.

One of the most important features of the SIM is its ability to operate with
arbitrary current sources. To demonstrate this, we will use the same SIM device and
connect it to different photodiodes. First, we will connect the SIM to a silicon
photodiode illuminated by a 633 nm laser. Next, we replace the silicon photodiode by
an InGaAs photodiode and illuminate it with 1300 nm laser. Figure 6.5 shows the
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measurement results for various current injections from a silicon photodiode into the
SIM. The same SIM device was used to obtain the I-V curve shown in Fig. 6.6 when
the SIM was connected to an InGaAs photodiode.
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Figure 6.5 - Measured current versus voltage applied at n+ region of the vertical
structure SIM when connected to an external silicon photodiode illuminated with a
633 nm laser.
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Figure 6.6 - Measured current versus voltage applied at n+ region of the vertical
structure SIM when connected to an external InGaAs photodiode illuminated with a
1300 nm laser.

The gain efficiency curves calculated using Fig. 6.5 and Fig. 6.6 with 100nA
photocurrent injection are plotted in Fig. 6.7. Because the same SIM device was used,
the gain efficiency curves are expected to be very similar. As shown in Fig. 6.7, the
two gain curves are almost identical whether the SIM is connected to a silicon or
InGaAs photodiode.
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Figure 6.7 - Gain efficiency versus applied voltage at the n+ region of the SIM with
100 nA photocurrent injected from both silicon and InGaAs photodiode.

So far we have demonstrated that the vertical structure SIM is capable of
producing high current gain and can be integrated with arbitrary current sources
through wire bonding. This stand-alone amplifier frees up many restrictions imposed
upon device operation. The most important advantage for using the SIM is to allow
the amplifier and current sources to be designed and optimized independently
including using different semiconductors for each function without concern for lattice
matching, hetero-junctions, or fabrication compatibility. We will verify the same
criteria on the surface structure SIM devices in the next section.
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6.3

Surface SIM Measurement

The test setup for surface SIM measurement was slightly different from that
used for vertical SIMs mainly due to the p-sinks created on the surface. To connect to
these, we moved the ground voltage from the p+ substrate to the surface p-sinks.
Figure 6.8 illustrates the configurations.
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Measured Current [A]
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Figure 6.8 - Measuring configuration for the surface SIM. A reverse biased
photodiode is connected as a current source. The two p-sinks are grounded and a
positive bias in relation to this ground is applied at the n+ region.

First, we wanted to see whether the surface SIM can also be operated with an
arbitrary photodiode. Again, we used silicon and InGaAs photodiodes as the current
sources. Figure 6.9 shows the test result when the SIM was connected to a silicon
photodiode with a 633 nm laser illuminating it.
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Figure 6.9 - (a) Current versus voltage measurements at the n+ region of the SIM
when connected to an external Si photodiode illuminated with a 633 nm HeNe laser at
different power levels. (b) Gain efficiency versus applied voltage at the n+ region of
the SIM with photocurrent injected from an external Si photodiode.
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Figure 6.10 shows the test results when the SIM was connected to an InGaAs
photodiode with a 1300 nm laser illuminating it. The same SIM device was used to
produce Fig. 6.9 and Fig. 6.10 to demonstrate that the SIM can work with arbitrary
photodiodes.
As can be seen, Fig. 6.9(b) and Fig. 6.10(b) show very similar gain curves when
the SIM is connected to either Si or InGaAs photodiodes with input current levels
ranging from 15 nA to 1 μA. This result is encouraging because it demonstrates the
possibility of using the SIM in conjunction with an InGaAs photodiode to achieve
better sensitivity, lower noise, and higher speed than conventional InGaAs APDs for
optical communication.
Notice that in Fig. 6.10(b), for gains of less than 30, all six curves are basically
the same. For gains of greater than 30, the three higher current injection levels, I =
300nA, 500nA, 1 μA, start to deviate from others. This gain saturation phenomenon
is due to electric field reduction in the gain region. The field reduction, on the other
hand, can be due to either voltage dropped across the series resistance instead of the
SIM or large amount of carriers traveling inside the gain region of the SIM which is
also refereed to as the space-charge effect. It is found that with large amount of
carriers traveling in the gain region, the maximum electric field will be screened thus
the gain decreases. Since the series resistance of the SIM is measured to be of less
than 50 Ω, the gain saturation is predicted mainly due to the space-charge effect. The
gain saturation mechanism will be further explored in section 6.5 with both theoretic
analysis and computer simulations.
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Figure 6.10 - (a) Current versus voltage measurements at the n+ region of the SIM
when connected to an external InGaAs photodiode illuminated with a 1300 nm laser
at different power levels. (b) Gain efficiency versus applied voltage at the n+ region
of the SIM with photocurrent injected from an external InGaAs photodiode.
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6.4

High Gain Cascaded Device Measurements

The previous two sections showed good gain characteristics for both silicon and
indium-gallium-arsenide photodiode sources connected to a single SIM to
demonstrate its compatibility with arbitrary current sources. Here we demonstrate
that multiple SIMs can also be cascaded together to produce high electrical current
gains. This cascading is akin to what is done with multiple gain stages in PMTs, but
to our knowledge is the first demonstration of the effect using impact ionization and a
solid-state device. Cascading is only possible because the design of the SIM allows
for current input from arbitrary sources, including other SIM devices. The ability to
cascade amplification stages is significant because amplifier noise divided by signal
gain increases as gain increases for the impact ionization process. This means two
cascaded stages each operating at a gain of 10 will have a lower net noise than a
single stage operating at a gain of 100. Gain also increases rapidly with increasing
voltage near avalanche breakdown, making gain stability a challenge. Several lower
gain stages would be easier to control than a single very-high gain stage [55].
SIM devices were tested using Agilent 4156 Parameter Analyzer and a silicon
photodiode as an external current source. The diode was illuminated by a 635 nm
laser to produce photocurrents injected into the SIM. Two vertical SIMs built on the
same substrate were tested individually and cascaded together as shown in Fig. 6.11.
The responses of the two individual devices to various input signals are shown
as current versus voltage plots in Fig. 6.12(a) and (b). For both of these plots, Vpd was
set to –10 V, the SIM substrate grounded, and the voltage on the SIM’s n+ region,
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denoted as anode, swept between 0 and +80 V. The current injected into the SIMs
was monitored directly through the voltage source biasing the photodiode.

Figure 6.11 - (a) Illustration of electrical connections used to test a single vertical
SIM device. A silicon photodiode was used as the current source (b) Electrical
connections used to test two vertical SIM devices cascaded together. Connections to
bias sources and between devices were made using microprobes.

As indicated in Fig. 6.12, at around 67 V there is a large change in the current
flowing out of the SIM. This corresponds to the point where the charge depletion
region reaches out from the N doped anode to the Schottky contact (spaced about 5
μm for these devices) and current begins to be injected into the high electric-field
established between the anode and the Schottky contact. Leakage current through the
SIM can be defined as the measured current immediately after voltage depletion when
the photodiode is dark – around 10 nA for these devices. Beyond the depletion
voltage point, current through the SIM rises with increasing anode voltage.
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Figure 6.12 - (a) Current versus voltage curves for first SIM device when injected
with various levels of current from a silicon photodiode. (b) Current versus voltage
curves for second SIM device under the same conditions.
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Figure 6.13 shows gain efficiency versus voltage plot for the two SIMs when
injected with 100 nA of photocurrent.

Gain Efficiency

100

SIM 1

10

SIM 2
1
65

70

75

80
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Figure 6.13 - Gain efficiency versus voltage curves for both SIM devices as
calculated from the responses to 100 nA current inputs as shown in Fig. 6.12.

The plots in Fig. 6.12 and Fig. 6.13 show that gain and depletion characteristics
of the two tested devices are very close indicating they have similar physical
geometries and semiconductor dopings. This closely matched SIM pair whose gain
characteristics are shown in Fig. 6.13 were electrically connected as illustrated in Fig.
6.11(b) to test the effect of cascading amplification stages.
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Again a silicon

photodiode was used to provide a variable current source. The first SIM’s substrate
voltage (Vsub1) was biased to –74 V. A voltage of –90 V was placed on the cathode of
the photodiode because the voltage at Schottky 1 was monitored to be very close to
Vsub1. This was examined through observing the bias on the photodiode’s cathode
when the diode switches from reverse bias to forward bias. The second SIM’s
substrate voltage (Vsub2) was set to 0 V, i.e., the voltage at anode 1 and Schottky 2 are
also about 0 V. The anode of the second SIM was then swept between 0 and + 80 V
to complete the biasing setup. The intention of this biasing scheme was to set the
current gain of the first SIM at ten (corresponding to 74 V as shown in Fig. 6.13) and
vary the current gain exhibited by the second SIM. The current out of the second SIM
should then be ten times the injected photocurrent, times the current gain of the
second SIM, and plus the leakage current of the second SIM. The current into the
first device (injected photocurrent) was measured by monitoring the bias supply to the
photodiode. The current out of the first devices and injected into the second device
was measured through the bias supply connected to the first SIM’s substrate.
The results of the cascaded SIM test are summarized in Fig. 6.14 and Fig. 6.15.
The measured current out of the second SIM’s anode versus bias on the anode is
plotted in Fig. 6.14. Curves are shown for injected photocurrents of 10 and 50 nA as
well as the leakage current. Figure 6.15 shows the calculated gain efficiency versus
voltage curve. As hoped for, the cascaded gain curve corresponds closely to the
individual gain curve for the second SIM times a factor of ten. As voltage was
increased on the second SIM’s anode, the gain of the first SIM was measured to have
remained constant at ten. By an anode voltage of 76 V, the total current flowing
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through the second SIM was above 3 μA even with very low input current levels of
10 nA. Some degree of gain saturation begins to appear at this point, which is quite
common in related APD devices. A theoretical analysis based on space-charge effects
will be given and compared in the next section.
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Figure 6.14 - Current versus voltage curves for two cascaded SIM devices when
injected with various levels of current from a silicon photodiode into the first SIM.
(Vph = -90 V, Vsub1 = -74 V, Vsub2 = 0 V, Vanode2 is swept as shown Fig. 6.11)
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Figure 6.15 - Gain efficiency versus voltage curves for cascaded SIM devices for 10
nA and 50 nA input currents.

The ability to cascade two SIM stages together means that gain stages could
continue to be added to achieve extremely high overall gains while the gain of any
single stage remains relatively low. For this to be accomplished in practice, a biasing
network would be used – similar to what is done in PMT modules. For ease of use
and manufacture, the gain characteristics of individual stages would preferably be
similar.
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6.5

Current Saturation Effects

In the previous section, we have demonstrated the cascaded SIM stages can be
used to obtain very high current gain. Some degree of gain saturation is observed
when current flowing inside the diode exceeds 3 μA. In this section, we will discuss
the gain saturation mechanisms in the SIM.
At low current injection levels, the relationship between the output current I and
the input current Ip is linear, I = MIp, where M is the gain. As the current level
increases, it can cause the maximum value of the electric field inside the
multiplication region to drop. Field reduction can arise from the voltage drop due to
the device’s contact resistance, the external load impedance, and the mobile charge
traveling inside the diode, also referred to as the space-charge effect. Webb et al.
quantified the amount of field reduction for APD structures [ 56 ].

The same

theoretical analysis can also be used to describe the gain saturation phenomenon
found in the SIM device with some slight modifications based on the SIM’s geometry.
The field reduction due to the space charge in the SIM can be expressed as ΔEm
= I w / (2ε0εsυA), where Em is the maximum values of the electric field in the depletion
region, w is the depletion width between the Schottky and the n+ region, ε0 is the
vacuum permittivity, εs is the silicon dielectric constant value, υ the electron drift
saturation velocity, and A is the depletion region cross section area. The equation
indicates that with higher current flowing inside the diode, field reduction will
become larger. Additionally, the device geometry can also affect the electric field
reduction. Notice that the field reduction can be realized as a corresponding voltage
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reduction equal to wΔEm. Therefore, the space-charge effect can be represent by an
effective space-charge resistance Rsc = w2 / (2ε0εsυA).
An approximate mathematical form was derived to describe the current
saturation due to field lowering of the diode [57]. Assuming the gain is a function of
Em and temperature, the expression is then given as

I
I= s
2M 0

⎡⎛ 4 M 2 I
0
p
⎢⎜1 +
⎢⎜⎝
Is
⎣

⎞
⎟
⎟
⎠

1/ 2

⎤
− 1⎥ ,
⎥
⎦

(6.1)

where M0 is the current gain, Ip is the input current, and Is is a device specific
parameter defined as

−1

⎡
⎤
Rc + Z L
I s = K ⎢ Rsc + Z th +
⎥ ,
1 + jωC d ( Rc + Z L ) ⎦
⎣

(6.2)

where K = 4 x 105w, Zth is the diode thermal impedance, Rc is the contact resistance,
ZL is the external load impedance, and Cd is the depletion capacitance. For low
frequency operation, ω ≈ 0, Is can be expressed as K [Rsc + Zth + Rc + ZL]-1. Because
the space charge resistance Rsc is typically in the tens of kilohms range and is much
larger than the other three terms, it is usually a good approximation to assume Is = K
/Rsc.
In order to evaluate the gain saturation characteristics of the SIM, calculations
based on (6.1) and (6.2) were made.

First, the space-charge resistance Rs was

computed. The value of Rsc can be obtained by using Rsc = w2 / (2ε0εsυA). Again, υ is
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the saturation velocity for electron in silicon which is 107 cm/s. As shown in Fig.
6.16(a), w is equal to 5 μm and an effective cross section area A = XY must be used
because of the unequal size of the Schottky and the n+ region, which leads to a
broader channel at the n+ side.
To calculate the value of X, we started by evaluating the doping concentration of
the p- epitaxial layer.

Given the doping concentration at the n+ region is

approximately 1 x 1018 cm-3, and the depletion region extend 5 μm to reach the
Schottky at V = 67 V for the first SIM, the doping concentration of the epitaxial layer
is calculated to be 3.5 x 1015 cm-3 using the abrupt p-n+ junction model.
Given the doping level on both sides of the junction is known, the depletion
depth, D, at V = 74, 78, 80, and 83 V was calculated to be 5.31, 5.45, 5.52, and
5.62 μm, respectively.

Noting that the n+ doping extends about 1 μm into the

epitaxial layer, the value of X will be D plus 1 μm. Meanwhile, the effective value of
Y can be estimated from the geometry shown in Fig. 6.16(b) at the mid point of the
channel. Y is then calculated to be 6.5 μm. Thus the effective cross section area A
=XY = (D+1)Y is equal to 43 μm2 when the anode is biased at 83 V. With w, A, ε0, εs,
and υ given, the value of Rsc and Is is then calculated to be 27 kΩ and 0.0074 A,
respectively.
The space-charge resistance derived here can be reduced by having a smaller w
or broader channel area A. By so doing, the gain saturation of the SIM can be
minimized.
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Figure 6.16 - (a) Cross section view of the SIM device with the illustration of X and D.
The w in this device is designed to be 5 μm and the n+ doping region extends about 1
μm into the silicon. (b) Top view of the SIM device. The effective Y value is
estimated at the mid point of the conduction channel.
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Figure 6.17 illustrates the current saturation of the first SIM. The measured data,
simulation results from (6.1), and the linear gain are compared for three different
input current levels at four different bias conditions.

The gain values used for

simulation range from 38 to 208 and the input current level range from 25 nA to 400
nA (so as to correspond with experimentally measured values). The constant gain
curve represents the ideal case when there is no saturation occurring, i.e., I = MIp. It
is seen that when the output current is greater than 10 μA, current saturation in the
SIM becomes more obvious and departs further from the linear curve. The plot shows
a close match between the simulating result and the measured data, which indicates
the analytic model outlined in this section is appropriate and that gain saturation is
primarily due to space charge effects.
When compared with Silicon or InGaAs APDs, the SIM may be more
susceptible to gain saturation because the illuminated area of APDs is typically much
larger than the depletion region cross section area of the SIM. For example, a typical
diameter value for an InGaAs/InP APD operated at 2.5 Gb/s is about 50 μm whereas
for the SIM is only 6 to 7 μm wide. As a result, the space-charge resistance for an
APD can be 60 times smaller than that for the SIM and consequently the field
lowering effect is less severe in the APD. The small cross section area of the SIM,
however, is necessary for small capacitance and high-speed response. Therefore an
adjustment of device geometry design may be necessary to ensure that the
competition between speed, leakage current, and current saturation can be optimized.
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Figure 6.17 - The gain saturation analysis for the first SIM. The constant gain curve
represents an ideal case when no saturation occurred. The experimental data and the
simulation results are also shown for gain of 38, 100, and 208.

One possible implementation for cascaded SIM states would be to vary the size
of successive states. Figure 6.18 illustrates the idea with the front stages intended to
have smaller Schottky and n+ regions such that the leakage current, which is
proportional to the channel area, is small and thus the device can be more sensitive to
low level current injection. To compensate for the high Rsc value due to the small
channel area, a slightly shorter spacing between the Schottky and the n+ region is
required. As the current gets amplified, the end stages need to have larger size to
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provide broader channel area, leading to smaller Rsc. In this way, the space-charge
effect can be minimized and the cascaded SIMs will be less susceptible to gain
saturation.
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Figure 6.18 - Illustration of device geometry design for multiple SIM stages operation.
Smaller front stages are used to lower the device leakage current. Larger end stages
are used to reduce the effective space-charge resistance thus reducing the gain
saturation.

6.6

Initial Bandwidth Tests

Frequency response measurements were also made on the SIM devices. Several
possible limiting factors of SIM’s speed including carrier transit time, RC time
constant, and the impact ionization process. The carrier transit time will likely not
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limit the SIM at this point because the electric field in the SIM is high enough for
electrons and holes to travel with their saturation velocity. The transit distance is also
relatively thin (< 10 µm) compared to most silicon APDs. For comparable Si APDs
with a 5 μm thick multiplication layer, the bandwidth is calculated to be around 2
GHz [58].
To minimize the RC effect, we have to reduce both R and C from the devices
and the system. The total capacitance is a combination of the photodetector, cables,
probes, and the SIM. A 1 meter long coaxial cable that might be used to connect the
SIM to the photodiode can produce about 60 pF of capacitance. It would be desirable
to replace the cables by wire bonding or bump bonding if available. In addition to
this, a high speed photodetector with small capacitance of less than 0.1 pF is highly
desirable. Finally, the size of the contact pad of the SIM can be reduced and its
spacing above the substrate increased to further bring down the capacitance.
For resistance, it consists of the contact resistance from the devices, cables,
probes, Schottky contact and the space-charge resistance of the SIM. It is found that
the space-charge resistance is in the range of 1-50 kΩ as has been discussed in the
previous section. This high resistance value can be reduced through new device
design with shorter gain regions and larger device size to provide broader channel
areas.
Initial bandwidth tests were made on the SIMs reported in earlier sections using
an Agilent 33120A function generator for modulating a Communications Specialties
633 nm laser transmitter. A PerkinElmer VTP silicon photodiode was used as the
detector and current source. The SIM was biased using HP4156 through a Picosecond
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Pulse Lab bias tee. The output signal of the SIM was then fed into to a Signal
Recovery 181 current sensitive preamplifer with a gain of 104 V/A. Finally the signal
was observed using a Tektronix 100 MHz oscilloscope. Figure 6.19 illustrate the
setup for speed measurement.

Freq. Gen.

Power Sup.

Laser Driver

Sync.

SIM
S

HP 4156
+V
COM.

633 nm

Fiber

-

e

N

p+ sub.

Si Photodiode

- 5V

h

+

Bias
Tee

Osc.
TIA

Sync.

Figure 6.19 - Illustration of the vertical SIM bandwidth measurement setup. A silicon
photodiode is used as the current source. Bias on the SIM is supplied by the HP4156
through a bias tee. The output signal is read at the oscilloscope.

The initial measurement results are shown in Fig. 6.20. The bandwidth of the
SIM is found to be about 300 kHz with a gain of 5. The speed is limited by the RC
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roll off which can be expressed as f3db ≈ 1/[2πRsc(Csim + Cpd)] where Rsc is the
space-charge resistance of the SIM and C is the combination of the capacitance from
the SIM and the photodiode and is measured to be ~ 50 pF. With f3db equal to 300
kHz and C ~ 50 pF, Rsc is calculated to be about 10.56 kΩ which is very close to the
theoretical prediction illustrated in the previous section. It was also found that with
shorter spacing (w) and higher reverse bias on the n+ region (larger depletion area A),
the bandwidth of the SIM improved. Based on these analyses, we conclude that the
high resistance of the SIM is mainly caused by the space-charge effect.
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Figure 6.20 - Measured 3dB bandwidth of the SIM. The bandwidth is found to be
about 300 kHz which is caused by the RC time constant from the device and the
system.
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Speed measurements when connecting the SIM to a function generator were also
made. The bandwidth was measured to be about 450 kHz with a gain of 8. This
bandwidth is the frequency limit of the TIA and thus the system. The improvement of
the bandwidth is due to the reduction of capacitance when bypassing the photodiode.
Figure 6.21 and Fig. 6.22 show the signal amplitude versus different frequency.

Figure 6.21 - Measured output signal at frequency equal to 10 kHz. The output
magnitude is 830 mV corresponding to a gain of 8.3 provided by the SIM.
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Figure 6.22 - Measured output signal at frequency equal to 450 kHz. The signal
magnitude is 412.6 mV which is approximately half of the signal amplitude shown in
Fig. 6.20.

In short, the bandwidth of the SIM when connected to a silicon photodiode was
measured to be about 300 kHz. As we replace the photodiode by a function generator,
the bandwidth improved to 450 kHz which is the frequency limit of the system.
These results were made on the first generation of SIM devices. We discovered that
the space-charge resistance Rsc plays a significant role in determining frequency
response. In future generations of the device, to reduce this resistance, we can begin
with optimizing the device geometry by increasing the channel area and reducing the
spacing between the Schottky contact and n+ region. Also, we can reduce the size of
the metal pad and increase the oxide layer thickness to further minimize the device
capacitance for faster response.
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6.7

Conclusions

In this chapter, we reported the measurement results for the SIM including I-V
curves, gain characteristics, and initial frequency response. We proved that the SIM
can be operated with arbitrary current sources to provide impact-ionization gains.
Additionally, we demonstrated that two SIMs stages can be cascaded to produce very
high gains over 600. The ability to cascade two SIM stages together means that gain
stages could continue to be added to achieve extremely high overall gains while the
gain of individual stage remains relatively low. These properties are very desirable
for low-level current detection and amplification when high speed and low noise
operation is required.
We also examined the gain saturation mechanism of the SIM. Analytic results
based on space-charge effects for field lowering successfully explain the current
saturation found in the SIM. A device design to minimize the space-charge effect is
also proposed to reduce current saturation in cascaded stages. Finally, the initial
bandwidth of the SIM was measured to be about 300 kHz when connected to a silicon
photodiode. Analytic works predict that the space-charge effect can cause a high
resistance of greater than 10 kΩ. New devices design will focus on reducing the
space-charge resistance by increasing the channel area, decreasing the gain region
spacing, and shrinking the size of the contact metal pads to maximize the SIM
bandwidth.
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CHAPTER 7
7 Conclusions and Future Work

7.1

Conclusions

Silicon is the material of choice for performing the impact-ionization
mechanism in the SIM. There are many reasons for this. Most important is the low
ionization ratio between the electrons and holes in silicon that leads to low noise
amplification and a fast ionization process. Another advantage of using silicon comes
from the ease of fabrication when compared with many other semiconductor materials.
Two SIM device geometries were actually created and tested with the “surface
structure” being especially attractive for connectivity to external electronics or even
other on-chip circuitry. In operation, the SIM is connected to an external current
source, a photodiode or a function generator. Electrons injected into the high electric
field region of the SIM start to experience impact ionization. With the assistance of
the hole-sink, newly injected electrons from an external current source will not be
recombined with the ionized holes so that impact-ionization gain is possible.
Initial electronic testing on both discrete and cascaded high gain structures has
revealed important parameters that can be optimized to improve the SIM’s gain
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characteristics. The SIM can produce high, but controllable current gains with low
dark current levels less than those typically found in communications APDs. Initial
bandwidth measurement and analysis have shown the direction in order to improve
the frequency response.

7.2

Future Work

The conclusion of the fabrication, testing, and simulation work done so far has
proven that the operational concept behind the SIM works as projected. The design
and fabrications of the SIM, however, can still be improved. For example, the gain
efficiency of the surface SIM seems to increase more rapidly than the vertical one.
This may caused by the non-ideal location of the hole-sinks.

Solutions to this

problem are given in chapter 5 but can only be proved after further simulations and
fabrications works.
Another interesting research topic involves the metal used for a Schottky contact.
It is found that Schottky metal contacts work much better than ohmic contacts when
trying to create a high electric field in the SIM. The Schottky junction, however, has
a barrier height of about 0.5 eV which may slow down the carrier transport from the
current source into the SIM. The use of shallow ion implant doses to increase the
surface doping below the Schottky metal may help in this respect but the total amount
of dopant needs to be kept low so that the voltage required to deplete the high electric
field can remain low.
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Another area that merits further investigation is the space-charge effect which
seems to cause the slow frequency response for the current generation of SIMs.
Based on a theoretic analysis, the channel area of the SIM needs to be broader while
the channel length needs to the short. This requires new mask designs as well as more
computer simulations for device optimization.
After all these questions are answered, another challenging area is to integrate
the SIM with an external high speed detector and VLSI circuitry through wire
bonding or bump bounding or even manufacturing all of these elements on the same
chip. Once this is done, the SIM can be very useful for high sensitive optical or
electrical detection applications in fields such as astronomy, biophotonics, optical
communications, and image sensing.
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Appendix
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Silvaco Codes

This appendix contains the Silvaco Atlas and Athena codes for SIM device
design and fabrication processes simulations.

Code 1 illustrates the transient

simulation of the SIM when connected to an ideal current source. For Code 2, the
ideal current source is replaced by a silicon photodiode illuminated with modulated
light to create photocurrent. Code 3 presents a fabrication process simulation using
Silvaco Athena.

(Code 1)
#Transient simulation of the SIM when connected to an ideal current source.
# input pulse current: -1e-9 to -1e-10 (A/cm)

# impact ionization initiate; Schottky barrier = 4.23 eV, width=0.4 um
# Reverse bias = 54 (V)
go atlas
#------------------------------------------------------------# SECTION 1: MESH GENERATION
#------------------------------------------------------------#
mesh space.mult=1.0
#
x.mesh loc=0.0 spac=0.1
x.mesh loc=2.4 spac=0.1
x.mesh loc=2.8 spac=0.1
x.mesh loc=3.2 spac=0.1
x.mesh loc=3.6 spac=0.1
x.mesh loc=6.0 spac=0.1
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#
y.mesh loc=0.0 spac=0.1
y.mesh loc=1.0 spac=0.1
y.mesh loc=2.0 spac=0.1
y.mesh loc=3.0 spac=0.1
y.mesh loc=4.0 spac=0.1
#
#------------------------------------------------------------# SECTION 2: REGIONS
#------------------------------------------------------------#
region num=1 material=silicon x.min=0.0 x.max=2.5 y.min=0.0 y.max=1.0
region num=2 material=SiO2 x.min=2.5 x.max=2.8 y.min=0.0 y.max=1.0
region num=3 material=silicon x.min=2.8 x.max=3.2 y.min=0.0 y.max=1.0
region num=4 material=SiO2 x.min=3.2 x.max=3.5 y.min=0.0 y.max=1.0
region num=5 material=silicon x.min=3.5 x.max=6.0 y.min=0.0 y.max=1.0
region num=6 material=silicon x.min=0.0 x.max=2.5 y.min=1.0 y.max=1.1
region num=7 material=silicon x.min=2.5 x.max=3.5 y.min=1.0 y.max=1.1
region num=8 material=silicon x.min=3.5 x.max=6.0 y.min=1.0 y.max=1.1
region num=9 material=silicon x.min=0.0 x.max=6.0 y.min=1.1 y.max=3.0
region num=10 material=silicon x.min=0.0 x.max=2.8 y.min=3.0 y.max=4.0
region num=11 material=silicon x.min=2.8 x.max=3.2 y.min=3.0 y.max=4.0
region num=12 material=silicon x.min=3.2 x.max=6.0 y.min=3.0 y.max=4.0
#
#--------------------------------------------------------------------# SECTION 3: ELECTRODE
#--------------------------------------------------------------------#
elec num=1 name=anode x.min=2.80 x.max=3.20 y.min=0.0 y.max=1.0
elec num=2 name=ground x.min=0.00 x.max=2.40 y.min=0.0 y.max=1.0
elec num=3 name=base
x.min=3.60 x.max=6.00 y.min=0.0 y.max=1.0
elec num=4 name=cathode x.min=2.85 x.max=3.15 y.min=3.05 y.max=4.0
#
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# SECTION 4: DOPING
#--------------------------------------------------------------------#
doping uniform reg=1 p.type conc=1.e18
doping uniform reg=3 n.type conc=1.e15
doping uniform reg=5 p.type conc=1.e18
doping uniform reg=6 p.type conc=1.e18
doping uniform reg=7 n.type conc=1.e15
doping uniform reg=8 p.type conc=1.e18
doping uniform reg=9 n.type conc=1.e15
doping uniform reg=10 n.type conc=1.e15
doping uniform reg=11 n.type conc=1.e18
doping uniform reg=12 n.type conc=1.e15
#
#tonyplot
#----------------------------------------------------------------# SECTION 5: MATERIAL & MODEL
#----------------------------------------------------------------#
material taup0=2.e-6 taun0=2.e-6
models conmob fldmob srh auger bgn
#
#----------------------------------------------------------------# SECTION 6: ELECTRODE CONTACT
#----------------------------------------------------------------#
# All contacts are ohmic contact except anode
# Anode (W, schottky barrier)
contact name=anode workfunction=4.23 current
#
#----------------------------------------------------------------# SECTION 7: METHOD, SOLVE & PLOT
#----------------------------------------------------------------#
impact selb
solve init
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method newton
log

outf=ampex6_70_1.log

solve ianode=-1e-12
solve ianode=-1e-11
solve ianode=-1e-10
solve
solve
solve
solve
solve
solve
solve
solve
solve

vcathode=0.01
vcathode=0.1
vcathode=0.55
vcathode=1.00
vcathode=1.5625
vcathode=2.125
vcathode=3.25
vcathode=5.5
vcathode=10.00 vstep=1.2 imult name=cathode vfinal=54

save outfile=ampex6_70_1.str
tonyplot ampex6_70_1.str
#----------------------------------------------------------------# SECTION 8: transient response
#----------------------------------------------------------------log

outf=tran6_70_1.log

#single pulse
solve ianode=-1e-10 ramp.lit ramptime=1e-9 tstop=5e-9 tstep=1e-12
solve ianode=-1e-9 ramp.lit ramptime=1e-9 tstop=10e-9 tstep=1e-12
solve ianode=-1e-10 ramp.lit ramptime=1e-9 tstop=15e-9 tstep=1e-12
#double pulse
#solve ianode=-1e-10 ramp.lit ramptime=3e-10 tstop=2e-9 tstep=1e-12
#solve ianode=-1e-9 ramp.lit ramptime=3e-10 tstop=3.3e-9 tstep=1e-12
#solve ianode=-1e-10 ramp.lit ramptime=3e-10 tstop=6.6e-9 tstep=1e-12
#solve ianode=-1e-9 ramp.lit ramptime=3e-10 tstop=7.9e-9 tstep=1e-12
#solve ianode=-1e-10 ramp.lit ramptime=3e-10 tstop=11.2e-9 tstep=1e-12
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tonyplot tran6_70_1.log

(Code 2)
#Transient simulation of the SIM when connected to a silicon photodiode.
go atlas

# input light (3,-2.0) shine on PIN; b1=0.1mw; wavelength=0.31;
# PIN + Al(ohmic) + TiSi2(schotkky) + SIM
# impact ionization initiate; Schotkky metal (W) width=0.4 um
# Reverse bias = 51.3 (V)
#
#------------------------------------------------------------# SECTION 1: MESH GENERATION
#------------------------------------------------------------#
mesh space.mult=1.0
#
x.mesh loc=0.0 spac=0.1
x.mesh loc=2.4 spac=0.05
x.mesh loc=2.8 spac=0.05
x.mesh loc=3.2 spac=0.05
x.mesh loc=3.6 spac=0.05
x.mesh loc=6.0 spac=0.1
#
y.mesh loc=-1.505 spac=0.05
y.mesh loc=-1.5 spac=0.1
y.mesh loc=-0.6 spac=0.05
y.mesh loc=-0.5 spac=0.05
y.mesh loc=-0.25 spac=0.05
y.mesh loc=0.0 spac=0.05
y.mesh loc=1.0 spac=0.05
y.mesh loc=1.1 spac=0.05
y.mesh loc=3.0 spac=0.1
y.mesh loc=4.0 spac=0.1
#
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# SECTION 2: REGIONS
#------------------------------------------------------------#
region num=1 material=silicon x.min=0.0 x.max=2.5 y.min=0.0 y.max=1.0
region num=2 material=SiO2 x.min=2.5 x.max=2.8 y.min=0.0 y.max=1.0
region num=3 material=silicon x.min=2.8 x.max=3.2 y.min=0.0 y.max=1.0
region num=4 material=SiO2 x.min=3.2 x.max=3.5 y.min=0.0 y.max=1.0
region num=5 material=silicon x.min=3.5 x.max=6.0 y.min=0.0 y.max=1.0
region num=6 material=silicon x.min=0.0 x.max=2.5 y.min=1.0 y.max=1.1
region num=7 material=silicon x.min=2.5 x.max=3.5 y.min=1.0 y.max=1.1
region num=8 material=silicon x.min=3.5 x.max=6.0 y.min=1.0 y.max=1.1
region num=9 material=silicon x.min=0.0 x.max=6.0 y.min=1.1 y.max=3.0
region num=10 material=silicon x.min=0.0 x.max=2.8 y.min=3.0 y.max=4.0
region num=11 material=silicon x.min=2.8 x.max=3.2 y.min=3.0 y.max=4.0
region num=12 material=silicon x.min=3.2 x.max=6.0 y.min=3.0 y.max=4.0
region num=13 material=Air x.min=0.0 x.max=6.0 y.min=-0.5 y.max=0.0
region num=14 material=silicon x.min=0.0 x.max=6.0 y.min=-0.6 y.max=-0.5
region num=15 material=silicon x.min=0.0 x.max=6.0 y.min=-1.5 y.max=-0.6
region num=16 material=silicon x.min=0.0 x.max=6.0 y.min=-1.505 y.max=-1.5
#
#--------------------------------------------------------------------# SECTION 3: ELECTRODE
#--------------------------------------------------------------------#
elec num=1 name=anode x.min=0.00 x.max=6.00 y.min=-1.505 y.max=-1.505
elec num=2 name=bulk x.min=0.00 x.max=6.00 y.min=-0.5 y.max=-0.5
elec num=3 name=collector x.min=2.80 x.max=3.20 y.min=-0.5 y.max=0.00
elec num=4 name=emitter x.min=2.80 x.max=3.20 y.min=0.0 y.max=1.0
elec num=5 name=ground x.min=0.00 x.max=2.40 y.min=0.0 y.max=1.0
elec num=6 name=base x.min=3.60 x.max=6.00 y.min=0.0 y.max=1.0
elec num=7 name=cathode x.min=2.85 x.max=3.15 y.min=3.05 y.max=4.0
#
#--------------------------------------------------------------------# SECTION 4: DOPING
#--------------------------------------------------------------------#
doping uniform reg=1 p.type conc=1.e18
doping uniform reg=3 n.type conc=1.e15
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doping uniform reg=5 p.type conc=1.e18
doping uniform reg=6 p.type conc=1.e18
doping uniform reg=7 n.type conc=1.e15
doping uniform reg=8 p.type conc=1.e18
doping uniform reg=9 n.type conc=1.e15
doping uniform reg=10 n.type conc=1.e15
doping uniform reg=11 n.type conc=1.e18
doping uniform reg=12 n.type conc=1.e15
doping uniform reg=14 n.type conc=1.e18
doping uniform reg=15 n.type conc=1.e15
doping uniform reg=16 p.type conc=1.e18
#
tonyplot
#----------------------------------------------------------------# SECTION 5: MATERIAL & MODEL
#----------------------------------------------------------------#
material taup0=2.e-6 taun0=2.e-6
models conmob fldmob srh auger bgn
#
#----------------------------------------------------------------# SECTION 6: ELECTRODE CONTACT
#----------------------------------------------------------------#
# All contacts are ohmic contact except Emitter
#
# emitter (W, schottky barrier)
contact name=emitter workfunction=4.63 current
contact name=collector current
#----------------------------------------------------------------# SECTION 7: OPTICAL SOURCE SPECIFICATION
#----------------------------------------------------------------#
# define a multi-spectral beam normal to x-y surface
# this beam is as follows:
# beam #1, originating at (3.0,-2.0), propogating at an angle of 90 degrees#
#
beam num=1 x.origin=3.0 y.origin=-2.0 angle=90.0 wavelength=0.31
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#----------------------------------------------------------------# SECTION 6: METHOD, SOLVE & PLOT
#----------------------------------------------------------------#
impact selb
solve init
method newton
log

outf=ampex4_82_18_4.log

solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve

vanode=-0.05
vanode=-0.1
vanode=-0.5
vanode=-1.0
vanode=-2.0
vanode=-3.0
vanode=-4.0
vanode=-5.0
vground=0.0
vbase=0.0
vcathode=0.01
vcathode=0.1
vcathode=1.00
vcathode=10.00 vstep=1.2 imult name=cathode vfinal=60

solve

b1=0.1

save outfile=ampex4_82_18_4.str
tonyplot ampex4_82_18_4.log
tonyplot ampex4_82_18_2.str
#
#----------------------------------------------------# Section 7: AC FREQUENCY RESPONSE
#----------------------------------------------------#
log
outf=opt4_82_18_2.log master
solve b1=0.1 ss.phot ss.light=0.1 beam=1 freq=1000 fstep=10 mult.f nfstep=7
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tonyplot opt4_82_18_2.log
quit

(Code 3)
# Title: SIM fabrication processes simulation using Athena
# DC simulation using Atlas in the same file

go athena
#---------------------------------# Create the initial mesh
#---------------------------------line x loc=0.00 spac=2
line x loc=10.00 spac=2
line x loc=30.00 spac=1.0
line x loc=40.00 spac=1.0
#
line y loc=0.00 spac=1
line y loc=10.00 spac=1
line y loc=160.00 spac=4
#
#------------------------------# Define Orientation #
#------------------------------init orientation=100 c.phos=1e15
#
#------------------------------# 1. Surface Oxidation
#------------------------------method fermi compress
diffus tim=100 tem=1100 weto2 hcl=3
#
#------------------------------# 2. SiN deposit
#------------------------------depo nitride thick=1.00
#
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#------------------------------# 3. PR mask (1)
#------------------------------depo photo thick=0.50
etch photores left p1.x=6.0
etch photores right p1.x=30.0
#------------------------------# 4. etch SiN and SiOx
#------------------------------etch nitride thick=1.0
etch oxide thick=0.8
tonyplot
rate.etch machine=Oxide_etch oxide a.s wet.etch isotropic=100.00
etch machine=Oxide_etch time=0.3 minutes
etch photores all
tonyplot
#------------------------------# 5. Dry etch Si
#------------------------------#
depo photo thick=0.50
etch photores right p1.x=27.5
etch silicon thick=4.0
etch photores all
tonyplot
#
#------------------------------# 6. Well Oxidation
#------------------------------method fermi compress
diffus tim=600 tem=1100 wet
tonyplot
#
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# 7. Re-growth oxide etch mask(2)
#------------------------------depo photo thick=0.50
etch photores right p1.x=33
etch photores left p1.x=20.0
rate.etch machine=Oxide_etch oxide a.s wet.etch isotropic=100.00
etch machine=Oxide_etch time=8.4 minutes
etch photores all
tonyplot
#
#----------------------------------# 8. Deep n+ implant mask(3)
#-----------------------------------deposit photo thick=2.0
etch photores right p1.x=32
moments std_tables
implant arsenic dose=1.0e18 energy=180 gauss tilt=10 fullrot crystal
#
#------------------------------# 9. Surface n+ implant
#------------------------------moments std_tables
implant arsenic dose=1.0e18 energy=40 gauss tilt=10 fullrot crystal
etch photores all
#
#------------------------------# 10. Active Arsenic
#------------------------------diffus time=100 temp=1100 nitro press=1
#
#---------------------------------# 11. TiSi2 deposit mask(5)
#---------------------------------deposit photo thick=0.5
etch photores left p1.x=20
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deposit tisix thick=0.2
etch tisix right p1.x=11
#deposit tisix thick=0.10
#etch tisix right p1.x=1.0
etch photores all
#
#------------------------------# 12. Al Contact mask(6)
#------------------------------deposit alumin thick=0.5
etch aluminum left p1.x=29.0
depo photo thick=0.50
etch photores left p1.x=20.0
depo alumin thick=0.50
etch aluminum right p1.x=11.0
etch photores all
#
#------------------------------# 13. Final anneal
#------------------------------method fermi compress
diffuse time=5 temp=900 nitro press=1.0
#
#------------------------------# 14. Define the electrodes
#------------------------------electrode name=source x=0 y=1.0
electrode name=emitter x=0 y=1.4
electrode name=drain right
tonyplot
#
#
#
go atlas
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#----------------------------------------------------# Eelectrode contact
#----------------------------------------------------# emitter (Schottky barrier)
contact name=emitter workfunction=4.62
#
#-----------------------------# Material & Model
#-----------------------------model conmob fldmob srh auger bgn
#
#--------------------------------# Method & Solve imapct
#--------------------------------impact selb
solve init
method newton
solve vsource=-0.0
log
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve

outf=surface_30.log
vdrain=0.01
vdrain=0.10
vdrain=1.00
vdrain=5.00
vdrain=10.00 vstep=1.2 imult name=drain vfinal=130
vdrain=141
vdrain=154
vdrain=169
vdrain=184
vdrain=203
vdrain=205
vdrain=207
vdrain=212
vdrain=216
vdrain=221
vdrain=226
165

solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve
solve

vdrain=232
vdrain=243
vdrain=266
vdrain=292
vdrain=300
vdrain=302
vdrain=304
vdrain=308
vdrain=311
vdrain=320
vdrain=330
vdrain=340
vdrain=350
vdrain=360
vdrain=370
vdrain=380
vdrain=390
vdrain=400

save outf=surface_30.str
tonyplot surface_30.str
quit
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